HPCwire

Leading HPC
Solution Providers

























HPCwire >> Special Features >> ISC >> ISC Blogs

Blog:

| Main Blog Index

Intel CTO Pitches Manycore Vision


In Justin Rattner's ISC keynote address on Thursday, the Intel CTO painted a picture in which future supercomputing technologies are merged into everyday computing. Titled "Multicore/Manycore Platforms Bring Supercomputing to the Masses," Rattner's keynote outlined how Intel's terascale research program is bringing together all the hardware and software pieces that will become the platform for a new set of killer applications.

The applications are what Intel calls RMS, for recognition, mining and synthesis. An example of recognition software is code that locates images of the Eiffel Tower in a video stream. An example of an integrated RMS application is one that detects a tumor, models its growth, and then prescribes a therapy. Applications would span virtually all fields, though: health, entertainment, finance, engineering, scientific research, and so on. The common thread, said Rattner, is that they involve "multimodal recognition and synthesis over large and complex datasets" -- artificial intelligence by any other name.

Conveniently, the platform that will support RMS apps needs to incorporate a bunch of different technologies currently being researched and developed at Intel. These included manycore processors, 3D stacked memory, silicon photonics, and parallel programming tools. The stacked memory and silicon photonics are still at the R end of the R&D process, but Intel's manycore processors and parallel programming tools have been in development for a while and should see the light of day within the next year or two.

Larrabee, for example, is Intel's first manycore architecture that is scheduled for production in 2010. It merges the IA instruction set with an extended vector capability, essentially merging the GPU and CPU within a processing core. Besides the IA vector cores (presumably at least 16), the chip incorporates coherent cache, a high performance interprocessor network, fixed function logic and memory controllers.

Intel thinks the IA compatibility will be a big advantage for Larrabee, allowing the processor to leverage the enormous amount of existing x86 software and developer talent. "Programming Larrabee is like programming any IA multicore, except you have an extraordinary amount of floating point capability available to you." explained Rattner. "So it's an extremely familiar programming environment."

Although Rattner didn't talk about the how the chip is being positioned in the market, the company has made it clear that it is general-purpose enough to satisfy both high-end graphics users and the HPC crowd. If successful, Larrabee would do an end-around NVIDIA, who appears committed to GPU-only architectures, as well as AMD, who is merging discrete GPUs and CPUs on-chip. As with Larrabee's progenitor, the 80-core Polaris prototype, there is every reason to believe that the first rendition of the new processor will hit a teraflop. In fact, to compete in the high-end graphics market in the 2010 timeframe, it will have to do even better than that.

Of course, another important element of the terascale environment is the programming language. For this piece, Intel has conjured up Ct, a C/C++ extension that, according to Rattner, allows "an ordinary programmer to write serial-like code in a core-independent fashion using familiar syntax." The main data structure is the nested vector, which can represent both sparse and dense matrices. The application binary is the same for all processors -- or at least Intel ones -- with the decision on how to map the parallelism to the underlying hardware made by the just-in-time (JIT) compiler and the auto-scaling runtime.

Rattner says they have Ct running on multicore CPUs today and already have a version targeted for the Larrabee processor. He demo'ed an application that recognizes moving automobiles in traffic, written in Ct and running on a multicore x86 machine. Rattner admitted that Ct may not be the end-all and be-all as far as RMS programming tools, but he thought it was a good start and an important piece of technology.

It's all a bit of a risk for Intel, though. They're late to the high-end GPU game and evolving a CPU into a graphics/vector architecture is unconventional. But right now Intel has the wind at its back, so it's probably a good time for them to be adventurous.

"We understand that multicore is already tough and that manycore would be even tougher," said Rattner. "We went into this with our eyes open."

Posted by Michael Feldman - June 19 @ 5:58PM

Discussion

There are 0 discussion items posted.  

Sponsored Links

Interview: Appro CEO Shares HPC Vision
Appro CEO Daniel Kim provides a glimpse into Appro's vision and opportunities for its supercomputer and high-performance cluster solutions.

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman



Recent Comments

Feature Articles

Computed Tomography Software Taps Into NVIDIA GPUs

Minnesota-based North Star Imaging, a firm that specializes in industrial X-rays for nondestructive testing and analysis, is employing NVIDIA GPUs to accelerate 3D renderings in their CT (computed tomography) software. Julien Noel, the company's CT product manager, says the exceptional computational power afforded by CUDA and Tesla hardware is increasing customer productivity and transforming their workflow.
Read More...

The Next Big Thing in Humanities, Arts and Social Science Computing: 18thConnect

For the humanities scholar who may have only recently mastered library and archival finding aids beyond the archaic card catalog, the possibility of retrieving source materials at the flash of a keystroke (well maybe a few...) is very heady stuff.
Read More...

HPC Clouds -- Alto Cirrus or Cumulonimbus

The "cloud" model of exporting user workload and services to remote, distributed and virtual environments is emerging as a powerful computing paradigm. Yet, one domain that challenges this model in its characteristics and needs is high performance computing.
Read More...

Top Headlines

Dawning 6000 to Use Chinese-Made Loongson Processor

Nov 28 | People's Daily Online | Currently under development, the Dawning 6000 HPC system will be based on the Chinese-made "Loongson" microprocessor. Read more...

Can Supercomputers Help Save the Economy?

Nov 27 | Computerworld | The use of supercomputers to increase the industrial might of the U.S. has amounted to little more than an asterisk from a financial standpoint in both the federal budget and the economy as a whole. Read more...

IBM to Establish 'Collaboratory' in Dublin

Nov 26 | Science Business | IBM is getting ready to set up a supercomputing research “collaboratory” in Dublin, Ireland. Read more...

Texan Prof Sees Big Future for Graphene Storage

Nov 25 | The Register | A Rice University professor believes that his proposed graphene arrays could be many times denser and faster than existing storage tech, and they'd be more reliable too. Read more...

Super Micro Computer: A One-Man, or at Least One-Family, Powerhouse

Nov 24 | The New York Times | Server maker Super Micro Computer lives by two principles: give customers what they want, and do it as fast as humanly possible. Read more...

Multimedia

Video White Paper: Architecting a Better Network Storage Solution

BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.

Blogs by Topics

Blogs by Author

HPC Blogroll

Featured Events

 TradeTech Architecture – Europe’s largest meeting of CTOs and CIOs in the capital markets
Symposium 2009