Since 1986 - Covering the Fastest Computers in the World and the People Who Run Them

Language Flags

Tag: interconnects

The 3D Torus architecture and the Eurotech approach

Jun 20, 2011 |

3D Torus is an interconnection architecture that links a node in a cluster to its nearest neighbors. Such network topology organizes the nodes in a tridimensional lattice that allows them to communicate without switches. Although the Torus is particularly suited to support the solution of local pattern problems, it bears advantages that are becoming very interesting and actual, especially with nowadays increasingly larger installations.

The 3D Torus Architecture and the Eurotech Approach

Jun 20, 2011 |

<div style=”color: #000000; font-family: Verdana,Arial,Helvetica,sans-serif; font-size: 10px; margin: 8px; background-color: #ffffff;”>3D Torus is an interconnection architecture that links a node in a cluster to its nearest neighbors. Such network topology organizes the nodes in a tridimensional lattice that allows them to communicate without switches. Although the Torus is particularly suited to support the solution of local pattern problems, it bears advantages that are becoming very interesting and actual, especially with nowadays increasingly larger installations.</div>
<br style=”color: #000000; font-family: Verdana,Arial,Helvetica,sans-serif; font-size: 10px; margin: 8px; background-color: #ffffff;” />

The Weekly Top Five

Apr 28, 2011 |

The Weekly Top Five features the five biggest HPC stories of the week, condensed for your reading pleasure. This week, we cover the TeraGrid effort to support the Japanese research community; NNSA’s ‘Supercomputing Week’ coverage; Mellanox’s new double-duty switch silicon; Platform’s latest Symphony; and the Oracle Sun Server-based Sandia Red Sky/Red Mesa supercomputer upgrades.

Without Silicon Photonics, Moore’s Law Won’t Matter

Feb 9, 2011 |

If chip progress stalls, blame the interconnect bottleneck.

A Case for PCI Express as a High-Performance Cluster Interconnect

Jan 24, 2011 |

In high-speed computing (HPC), there are a number of significant benefits to simplifying the processor interconnect in rack- and chassis-based servers by designing in PCI Express (PCIe). The PCI-SIG, the group responsible for the conventional PCI and the much-higher-performance PCIe standards, has released three generations of PCIe specifications over the last eight years and is fully expected to continue this progression in the future with even newer generations, from which HPC systems will continue to see newer features, faster data throughput and improved reliability.

Mellanox to Buy Voltaire

Nov 29, 2010 |

Voltaire shareholders got an early Christmas present this week. Mellanox Technologies has entered a definite agreement to acquire Voltaire Ltd. for a cash value of $8.75 per share, equivalent to approximately $218 million. The deal would represent the first major consolidation of InfiniBand vendors.

Fighting Words from the Interconnect World

Nov 19, 2010 |

To say the market share for HPC interconnects is imbalanced is a rather dramatic understatement since the vast majority of business is driven by Mellanox. However, there are a few emerging competitors who might be playing a more prominent role in HPC–and by proxy, cloud computing.

Is 10 Gigabit Ethernet Ready for HPC?

Nov 18, 2010 |

Despite the still-modest showing of 10 Gigabit Ethernet (10GbE) technology in high performance computing deployments, vendors at SC10 were showcasing a wide array of performance-laden Ethernet products. IT Brand Pulse Labs analyst Tim Dales takes a look at the prospects for 10GbE in high performance computing, the migration pattern from GbE to 10GbE, and some application areas that seem especially suitable for the technology.

InfiniBand Continues Upward Climb in Top Supers

Nov 17, 2010 |

Lost in the hoopla about the ascendency of China and GPGPUs in the TOP500 is the continuing saga of the InfiniBand-Ethernet interconnect rivalry.

UC Santa Barbara Aims to Deliver 1 Terabit Ethernet by 2015

Oct 21, 2010 |

A new research effort is underway at UCSB’s Terabit Optical Ethernet Center (TOEC). A research team with notable industry partners is working to bring the goal of energy-efficient 1 Terabit Ethernet to life in the next five years.