Since 1986 - Covering the Fastest Computers in the World and the People Who Run Them

Language Flags

Tag: MIC

Programmability Matters

Jun 30, 2014 |

While discussions of HPC architectures have long centered on performance gains, that is not the only measure of success, according to Petteri Laakso of Vector Fabrics. Spurred by ever-proliferating core counts, programmability is taking on new prominence. Vector Fabrics is a Netherlands-based company that specializes in multicore software parallelization tools, so programmability is high on Read more…

Benchmarking MPI Communication on Phi-Based Clusters

Mar 12, 2014 |

Intel’s Many Integrated Core (MIC) architecture was designed to accommodate highly-parallel applications, a great many of which rely on the Message Passing Interface (MPI) standard. Applications deployed on Intel Xeon Phi coprocessors may use offload programming, an approach similar to the CUDA framework for general purpose GPU (GPGPU) computing, in which the CPU-based application is Read more…

Emerging Architectures Boost Geospatial Application Performance

Jan 23, 2014 |

Geospatial data is critical in a variety of applications – including transportation planning, hydrological network and watershed analysis, environmental modeling and surveillance, emergency response, and military operations. As the availability of geospatial data has expanded, its volume has accelerated, creating a variety of challenges and complexities that render traditional desktop-based geographical information systems (GIS) and Read more…

Details Emerge About China’s 50+ Petaflop Chart-Topper

May 29, 2013 |

We have some new details that filtered in with some credible community input through the night about China’s 50+ petaflop system. We have been able to confirm a number of the points of speculation and rumor, including the vendor, the exact Linpack results, the location of the system, and the fact that it is a MIC….

Is China Set to Unveil Record-Shattering Supercomputer?

May 28, 2013 |

When so many folks from the HPC community come at us with credible details about something as important as the next top system on the planet, it’s hard to ignore. To quiet things down (and hopefully bring forth more information) we’ve published the consistent details about what we know from (very) credible sources.about this year’s upcoming Top500 announcement. While unconfimed, we have….

Speaking Many Languages into the MIC

May 8, 2013 |

Traditional HPC languages, Fortran, C and C++, have little native control over hardware capabilities such as SIMD operations, multi-core availability and prefetch instructions. The burden of optimization is therefore…

The Week in HPC Research

Mar 14, 2013 |

<img src=”http://media2.hpcwire.com/hpcwire/test_tube_image_200x.jpg” alt=”” width=”93″ height=”61″ />The top research stories of the week include the 2012 Turing Prize winners; an examination of MIC acceleration in short-range molecular dynamics simulations; a new computer model to help predict the best HIV treatment; the role of atmospheric clouds in climate change models; and more reliable HPC cloud computing.

TACC-Intel Symposium Highlights MIC Architecture Developments

May 1, 2012 |

<img style=”float: left;” src=”http://media2.hpcwire.com/hpcwire/knights_corner_small.JPG” alt=”” width=”108″ height=”91″ />Researchers, hardware and software engineers, and high performance computing specialists from around the country attended the TACC-Intel Highly Parallel Computing Symposium last month at the Texas Advanced Computing Center (TACC). The meeting showcased the experiences of researchers who had ported their scientific computing codes to Intel’s Knights Ferry software development platform, as well as those working on the single-chip cloud (SCC).

Dell to Build 10-Petaflop Supercomputer For Science

Sep 22, 2011 |

The Texas Advanced Computing Center (TACC) has revealed plans to deploy a cutting-edge petascale supercomputer courtesy of a $27.5 million dollar NSF award. Built by Dell, the system will consist of 2 petaflops of Sandy Bridge-EP processors accelerated by an additional 8 petaflops of Intel’s Many Integrated Core (MIC) coprocessors. The machine is scheduled to boot up in late 2012 and be ready for production in January 2013.

Intel Takes a Bite Out of NVIDIA’s HPC Business

Sep 22, 2011 |

Manycore MIC coprocessors beat out GPUs in future NSF-funded supercomputer.