HPCwire: The MathWorks Adds EDA Tool Support

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

Leading HPC
Solution Providers

HPCwire >> Topic >> Applications

March 28, 2008

The MathWorks Adds EDA Tool Support

EDA Simulator Link products now provide system-level verification workflow for hardware simulators from Synopsys, Mentor Graphics, and Cadence Design Systems

NATICK, Mass., March 24 -- The MathWorks today announced it now offers a continuous verification workflow that connects system-level models and algorithms developed in MATLAB and Simulink with digital hardware simulators from the three major EDA companies.

With the availability of EDA Simulator Link DS, which supports cosimulation between MATLAB and Simulink and the Synopsys VCS MX functional verification solution, The MathWorks completes its EDA Simulator Link portfolio, which also includes EDA Simulator Link MQ (for Mentor Graphics' ModelSim and Questa) and EDA Simulator Link IN (for Cadence Incisive Simulator).

EDA Simulator Link products from The MathWorks offer support for VHDL, Verilog, and mixed-language simulators, enabling engineers to connect MATLAB and Simulink to their choice of hardware description language (HDL) and register transfer level (RTL) simulator for their hardware design and verification tasks. The products also work seamlessly with Simulink HDL Coder from The MathWorks to automate integration of legacy RTL IP with designs developed in MATLAB and Simulink. The EDA Simulator Link products support design teams across FPGA and ASIC markets that are striving to reduce development time, design flaws, and verification costs.

The success of EDA Simulator Link products in improving product quality and cutting verification time has fueled demand for additional interfaces to hardware workflows. As a result, the EDA Simulator Link portfolio has expanded and has prompted EDA vendors to deliver similar tools for analog and mixed-signal simulators such as Synopsys Discovery AMS and Saber, Cadence Virtuoso Multi-Mode Simulation, Cadence PSpice and Cadence Allegro AMS Simulator, and Mentor Graphics ADVance MS (ADMS).

"MathWorks continues its progression from algorithmic development to ESL design and is now addressing the verification portion of the problem," said Gary Smith, founder and chief analyst at Gary Smith EDA. "In doing so they have moved from a point tool vendor into one offering a large portion of the complete top down design flow."

"Today's semiconductor and electronics companies rely on a range of tools to design and verify their products," said Ken Karnofsky, director of signal processing and communications at The MathWorks. "Now, implementation and verification teams can reuse the algorithm and system-level design and verification work done in MATLAB and Simulink to reduce downstream design and verification time across projects and hardware implementation tools. Such reuse lowers adoption costs by integrating the preferred tools and languages already used throughout the product development process."

About The MathWorks

The MathWorks is the world's leading developer of technical computing and Model-Based Design software for engineers and scientists in industry, government, and education. With an extensive product set based on MATLAB and Simulink, The MathWorks provides software and services to solve challenging problems and accelerate innovation in automotive, aerospace, communications, financial services, biotechnology, electronics, instrumentation, process, and other industries. The MathWorks was founded in 1984 and employs more than 1,800 people worldwide, with headquarters in Natick, Mass. For additional information, visit www.mathworks.com.

-----

Source: The MathWorks

Article Tools

Share & Save Options

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The New Science of Visual Analytics

When Jim Thomas set out to find new ways to deal with the mountains of information our society generates, he didn't just create a new organization, he created a new science. In this article we'll take a look at how the National Visualization and Analytics Center is transforming the problem of finding needles in haystacks into an opportunity for a more secure future.
Read More...

The Week in Review

ORNL Jaguar doubles its performance; the SC08 Cluster Challenge is gearing up; the University of Central Florida uses Army dollars to purchase an IBM super; and IBM's RoadRunner prepares to break the petaflop barrier. John West recaps those stories and more in our weekly wrap-up.
Read More...

Revaluating FPGAs for 64-bit Floating-Point Calculations

We now have generally available 2.5 GHz quad-core Opterons and Virtex-5 LX330, SX95T and recently announced SX240T FPGAs. In addition to this, Xilinx is releasing a new version of their floating-point cores that reduces the amount of logic and DSP slices needed for building floating-point function units. Taken together it is time to revisit Opteron floating-point performance versus FPGA performance.
Read More...

Read more HPCwire features...

Top Headlines

Parallel Processing Calls for a Fortress Mentality

May 14 | InfoWorld | Sun Microsystems is taking the lessons learned from Java and applying them to the application development challenges of the high performance computing realm. Read more...

IBM Set to Test the Fastest Computer in the World

May 14 | Computerworld | IBM is assembling the final pieces of what they hope will soon become the world's most powerful supercomputer. Read more...

IBM Shifts Cell to 65 Nanometers

May 13 | EETimes | IBM Corp. has announced the next-generation version of its Cell processor, the first specifically geared for computer servers. Read more...

Record-Setting Simulations on Ranger Reconstruct the Reionization Era

May 12 | Texas Advanced Computing Center | In the coming months, Dr. Michael L. Norman of UCSD will use Ranger, the world's most powerful supercomputer for open-science research, to perform the largest cosmological simulation to date. Read more...

2 AMD Executives Out in Restructuring Amid Slump

May 12 | BusinessWeek | Two executives have left AMD, including the head of the slumping chip maker's microprocessor division, as the company tries to engineer a dramatic turnaround to fend off larger rival Intel Corp. Read more...

Read more headlines...

Multimedia

Podcast: Interview with Ben Bennett of ClearSpeed Technology

Today, HPC organizations are requiring substantially more floating point performance to solve real-world problems. In this podcast, Ben Bennett, ClearSpeed General Manager, discusses how acceleration technology can improve the overall performance of standard x86-based systems...