The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
March 28, 2008
The MathWorks Adds EDA Tool Support
EDA Simulator Link products now provide system-level verification workflow for hardware simulators from Synopsys, Mentor Graphics, and Cadence Design Systems
NATICK, Mass., March 24 -- The MathWorks today announced it now offers a continuous verification workflow that connects system-level models and algorithms developed in MATLAB and Simulink with digital hardware simulators from the three major EDA companies.
With the availability of EDA Simulator Link DS, which supports cosimulation between MATLAB and Simulink and the Synopsys VCS MX functional verification solution, The MathWorks completes its EDA Simulator Link portfolio, which also includes EDA Simulator Link MQ (for Mentor Graphics' ModelSim and Questa) and EDA Simulator Link IN (for Cadence Incisive Simulator).
EDA Simulator Link products from The MathWorks offer support for VHDL, Verilog, and mixed-language simulators, enabling engineers to connect MATLAB and Simulink to their choice of hardware description language (HDL) and register transfer level (RTL) simulator for their hardware design and verification tasks. The products also work seamlessly with Simulink HDL Coder from The MathWorks to automate integration of legacy RTL IP with designs developed in MATLAB and Simulink. The EDA Simulator Link products support design teams across FPGA and ASIC markets that are striving to reduce development time, design flaws, and verification costs.
The success of EDA Simulator Link products in improving product quality and cutting verification time has fueled demand for additional interfaces to hardware workflows. As a result, the EDA Simulator Link portfolio has expanded and has prompted EDA vendors to deliver similar tools for analog and mixed-signal simulators such as Synopsys Discovery AMS and Saber, Cadence Virtuoso Multi-Mode Simulation, Cadence PSpice and Cadence Allegro AMS Simulator, and Mentor Graphics ADVance MS (ADMS).
"MathWorks continues its progression from algorithmic development to ESL design and is now addressing the verification portion of the problem," said Gary Smith, founder and chief analyst at Gary Smith EDA. "In doing so they have moved from a point tool vendor into one offering a large portion of the complete top down design flow."
"Today's semiconductor and electronics companies rely on a range of tools to design and verify their products," said Ken Karnofsky, director of signal processing and communications at The MathWorks. "Now, implementation and verification teams can reuse the algorithm and system-level design and verification work done in MATLAB and Simulink to reduce downstream design and verification time across projects and hardware implementation tools. Such reuse lowers adoption costs by integrating the preferred tools and languages already used throughout the product development process."
About The MathWorks
The MathWorks is the world's leading developer of technical computing and Model-Based Design software for engineers and scientists in industry, government, and education. With an extensive product set based on MATLAB and Simulink, The MathWorks provides software and services to solve challenging problems and accelerate innovation in automotive, aerospace, communications, financial services, biotechnology, electronics, instrumentation, process, and other industries. The MathWorks was founded in 1984 and employs more than 1,800 people worldwide, with headquarters in Natick, Mass. For additional information, visit www.mathworks.com.
-----
Source: The MathWorks
Article Tools
Share Options
(Digg, Technorati, more)
Subscribe
Sponsored Links
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
Feature Articles
Book Review: Petascale Computing: Algorithms and Applications
Petascale Computing: Algorithms and Applications, edited by David A. Bader, is the first book in CRC's Computational Science Series, edited by Horst Simon. Although the book is a collection of papers, Bader has done an excellent job of creating a compilation that holds together and covers a broad topic very well.
Read More...
The Week in Review
Cilk++ used in parallelization of the FP-tree algorithm for pattern mining; Istanbul benchmark results posted; and the latest on the NVIDIA Tesla shortage. John West recaps those stories and more in our weekly wrap-up.
Read More...
A Trio of HPC Offerings Unveiled at ISC
Last week's International Supercomputing Conference (ISC'09) was a convenient excuse for vendors to announce a raft of new products, but three, in particular, stood out.
Read More...
Top Headlines
Cloudy With a Chance of HPC
Jul 01 | GenomeWeb Daily News | The popularity of cloud computing in the life sciences community was on full display at April's Bio-IT World conference. Read more...
HPC From the Beach
Jul 01 | Linux Magazine | How can getting to the ocean help with HPC computing? Read more...
DARPA Investigates Extreme Supercomputing
Jun 29 | GCN.com | Agency issues RFI for "Ubiquitous High Performance Computing" systems. Read more...
Supercomputers Go From Biggest to Cheapest
Jun 29 | Computerworld | The bottom of the TOP500 reveals the coming revolution in truly accessible high-end computing. Read more...
CPUs Gear Up For -- and Some Avoid -- Hot Chips
Jun 18 | EE Times | Parallel software also takes spotlight at Stanford confab. Read more...
Featured Whitepapers
Building High Performance Computing in a Green and Modular Solution Building Block
Apr 14 | | Many HPC IT departments are feeling the rising pressure to deliver more capacity computing and performance while trying to reduce the total cost of ownership. This white paper discusses how an environmentally-friendly and open-standards HPC building block based computing system using flexible interconnect options helps address capacity computing needs.
Multimedia
Webcast: Dell Expands HPC Access and Adoption with Intel Cluster Ready Program
Source: Addison Snell, GM/VP, Tabor Research; sponsored by Dell
Many organizations that could benefit from the use of HPC clusters find that it is complicated to get the systems up and running because of limited IT resources or the complexities of the clusters themselves. Learn how the Intel Cluster Ready program, for which Dell was an original partner, seeks to address this challenge for entry level and mid-range HPC users.
Video White Paper: Architecting a Better Network Storage Solution
BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.
Webcast: HPC Development Solutions: Sun Studio & Sun HPC ClusterTools
Sun Studio Compilers and Tools and Sun HPC ClusterTools allow you to create high performance parallel applications for OpenSolaris, Solaris and Linux. Sun Studio Express 11/08 includes MPI performance analysis capabilities and full OpenMP 3.0 compiler support. Learn about all this and the latest in Sun HPC ClusterTools 8.1.
Newsletters
Stay informed! Subscribe to HPCwire email Newsletters.
HPC Job Bank
-
HPC Systems Administrator
McGill University -
High Performance Computing Data Center Manager
National Renewable Energy Laboratory -
High Performance Computing Systems Administrator
Idaho National Laboratory -
Solution Engineer- HPC
Dell Inc - Visit the HPCwire Job Bank
Featured Events
-
July 08, 2009
Data Mining: Failure to Launch
WWW
-
July 13-16, 2009
WORLDCOMP'09
Las Vegas , NV
USA
-
August 24-28, 2009
Data Mining: Levels I, II, & III
Denver , CO
USA