HPCwire: CAPS Announces HMPP New Generation

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Topic >> Developer Tools

July 02, 2009

CAPS Announces HMPP New Generation

RENNES, France, July 2 -- CAPS is proud to announce the launch of HMPP New Generation (HMPP 2.x). HMPP 2.x is a follow-on to HMPP First Generation, rolled out last fall. It offers a host of new features and enhancements that make HMPP more robust, easy-to-use, flexible and performance-boosting than ever.

Last October, after more than 5 years of advanced research and building on customer experience feedback, CAPS released HMPP First Generation, a complete development tool suite for high performance applications.

Based on C and FORTRAN directives, HMPP Workbench provides developers with powerful data-parallel code generators that efficiently leverage the computing power of stream processors while drastically reducing development time. HMPP Workbench is based on OpenMP-like directive extensions, used to build hardware accelerated variants of functions to be offloaded in hardware accelerators such as NVIDIA Tesla (or any CUDA compatible hardware) and AMD FireStream.

The added-value for HMPP users is in massive development time savings, while still ensuring application portability and interoperability. HMPP enhances the value of software assets by keeping them independent from both hardware platforms and commercial software.

HMPP 2.x allows users to pipeline computations in multi-GPU systems and makes better use of asynchronous hardware features to build even better performing GPU accelerated applications.

HMPP 2.x fully supports AMD FireStream hardware with a CAL/IL code generator. The addition of an OpenCL code generator is another major milestone planned for the second half of this year that will give HMPP developers another powerful standard programming option.

"Our beta test customers are thrilled with the new HMPP features. Our new system makes software development so much easier, with new directive syntax error correction. Moving one step further in code optimization, our R&D teams have designed new HMPP directives that have fully proved their performance potential," explains Laurent Bertaux, CAPS managing eirector. "This new HMPP generation will enable CAPS to address more hardware platforms and new operating systems."

Stay tuned to HMPP hot spots this fall!

About CAPS entreprise

CAPS develops and commercializes HMPP (Hybrid Multicore Parallel Programming), the industry leading development tool suite for high performance applications. CAPS is committed to working with hardware vendors and ISVs to provide their customers with solutions to help them efficiently develop applications that leverage the performance of multicore processors. The company is headquartered in Rennes, France. Further information is available at www.caps-entreprise.com.

-----

Source: CAPS entreprise

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

The Week in Review

The ACM Turing Award goes to the creator of the modern personal computer; and Voltaire announces a mid-range InfiniBand switch and new technology that accelerates distributed applications. We recap those stories and more in our weekly wrapup.
Read More...

Read more HPCwire features...

Top Headlines

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Tailoring Medicine with Supercomputers

Mar 16 | Bio-IT World | Biotech firm builds genetic models from patient data. Read more...

Gelsinger Stuns Analysts and Colleagues with Storage Pool Plan

Mar 15 | The Register | EMC's grand vision for unified global storage. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html