HPCwire: IBM Research Announces Intelligent Compiler

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Topic >> Developer Tools

June 30, 2009

IBM Research Announces Intelligent Compiler

World's first intelligent, open source compiler provides automated advice on software code optimization

HAIFA, Israel, and ARMONK, NY, June 30 -- IBM (NYSE: IBM) today announced the public availability of Milepost GCC, the world's first open source machine learning compiler. The compiler intelligently optimizes applications, translating directly into shorter software development times and bigger performance gains.

Initial IBM experiments conducted on IBM System p servers achieved an average 18 percent performance improvement on embedded-application benchmarks.

In many organizations, software developers are fast becoming the nucleus of innovation, crucial to all business processes. They build the services and capabilities that will underlie future revenue and generate business opportunity. In fact, developers drive so much business value that the average enterprise devotes 30 to 50 percent of its entire technology infrastructure to the development and testing of software.

The new compiler, a result of collaboration between IBM and its partners in the European Union-funded Milepost consortium, is expected to dramatically reduce time-to-market for new software designs. Applications can now be more quickly tuned for the targeted architecture, shortening the development cycle. For example, when a company wants to develop a new mobile phone, it normally takes application developers many months to get their software running at an acceptable level of performance. Milepost GCC can reduce the amount of time it takes to reach that level by a factor of 10.

"Our technology automatically learns how to get the best performance from the hardware -- whether mobile phones, desktops, or entire systems -- the software will run faster and use less energy," noted Dr. Bilha Mendelson, manager of code optimization technologies at IBM Research - Haifa. "We opened the compiler environment so it can access artificial intelligence and machine learning guidance to automatically determine exactly what specific optimizations should be used and when to apply them to ramp-up performance."

"We've developed a more cost-effective development process where you can choose to integrate additional functionality or use less power in your current system," explained Mike O'Boyle, professor of computer science at the School of Informatics, University of Edinburgh and project coordinator for Milepost. "Previously, the same devices could only support a limited list of features while still maintaining a high level of performance. Significantly boosting an application's performance means there's now more room for added functionality while maintaining high performance."

As a by-product of the Milepost technology, the consortium has launched a code-tuning Web site available to the development community. Developers can upload their software code to the site and automatically get input on how to tune their code so it works faster.

The Milepost GCC compiler is available to everyone as of June 25 from the consortium's Web site. The project consortium includes the IBM Haifa Research Lab, Israel; the University of Edinburgh, UK; ARC International Ltd., UK; CAPS Enterprise, France; and INRIA, France.

For more information about IBM Research, visit http://www.research.ibm.com/.

-----

Source: IBM

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html