The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
July 30, 2009
Earlier this month Intel announced it was helping lead a parallel programming experience for high school students. The three-day "Clubhouse Parallel Universe Boot-Camp" was held at Brooklyn Technical High School (BTHS). This idea is consistent with Intel's overall drive to help develop the expertise that applications developers -- and ultimately users -- need to get the most out of the company's chips. There is a clear business driver here, but in this case, the business driver lines up well with the broader societal goals of enabling users and developers to do more with technology.
The project started with Jeffrey Birnbaum from the Bank of America. Birnbaum has lots of experience working on lock-free and parallel programming techniques for "low latency high throughput messaging systems" of the kind you find in finance. Birnbaum's idea started with interactions he had with a high school student interested in parallel programming, and he saw an opportunity to start at the high school level to teach students to "think parallel."
"If students start thinking parallel when they are first introduced to software development, it opens the door to new creative solutions that more experienced programmers might not attempt. In essence, the student minds have not been spoiled by old serial programming methodologies and experimentation when multi-core multi-socket systems did not exist," says Birnbaum. "We are at the beginning of a new age in programming where the exploitation of advanced multi socket multicore systems to solve new and interesting problems requires developers who combine a "think parallel" mindset with the skill to execute."
Birnbaum hooked up with Intel's Bob Chesebrough, and they got together to implement the vision in the pilot program at BTHS. Fifteen students participated in the first workshop that wrapped up last week, and they wrote real code on hardware donated by Intel, IBM, and BLADE Network Technologies.
I think these kinds of efforts are tremendously important for the future of our community. Intel's Head Software Evangelist, James Reinders, took part in the event and gave me some time over email to answer a few questions.
-----
HPCwire: Why target high schoolers? Parallel programming has traditionally been left to college. Are the students ready to grasp the concepts?
James Reinders: Because they are ready to learn it as they learn programming, there is no reason to wait. Of all the programmers, these are the ones that will be doing parallel programming their entire careers. Virtually every new computer is ready for parallel programming -- multicore processors are everywhere now. So, programming is parallel programming -- it is fundamental.
I'd say parallel programming in the past has been a graduate level activity because parallel programming has been a niche. It was not graduate level because it is too hard -- it was graduate level because the machines to programming in parallel were scarce, and the topic affected only a minority of programmers. Now that it is fundamental, it is time to introduce early on in learning about programming. It should be part of teaching computer programming, not tacked on afterwards.
My first languages were assembly and BASIC. Neither taught structured programming nor data structures particularly. My professors whined about getting students that needed to be re-taught -- some said it was worse than having us come in knowing nothing. I'm not sure I agree -- but it's absolutely true that teaching minds that are uncluttered has advantages.
Page: 1 of 4(Digg, Technorati, more)
PGI Accelerator™ Fortran 95/03 and C99 compilers for x64+NVIDIA
Accelerate applications on x64+GPU platforms by adding OpenMP-like compiler directives to existing Fortran and C programs. Available now for Linux, MacOS and Windows. Download a free 15 day trial.
Platform HPC Workgroup Manager
Platform HPC Workgroup Manager integrates all the cluster productivity tools you need to deploy, run and manage your HPC environment.
C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...
The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...
Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...
Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...
Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...
Mar 17 | The Register | But what about the tier ones? Read more...
Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...
Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...
Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.
Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.
Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.
Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.
LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html