HPCwire: AMD Weighs In on Nehalem

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Topic >> Processors

April 01, 2009

AMD Weighs In on Nehalem

by Michael Feldman, HPCwire Editor

Page: 1 of 2
1 | 2 All »

Intel's launch of its Nehalem server chips (Xeon 5500) into the market represents not only a new direction for the company's Xeon processor line, but also a new phase of competition with arch-rival AMD. For the first time, the competing Intel Xeon and AMD Opteron product lines will be based on essentially the same fundamental architecture -- a multicore design with on-chip memory controllers and a point-to-point processor interconnect.

Although AMD has used this basic design in its silicon for years, with Nehalem, Intel has in many ways improved upon the model. Based on current benchmarks, most analysts (and even AMD) would agree that the new 2P quad-core Nehalems outperform their AMD "Shanghai" counterparts. (For now, Shanghai still rules in the 4P and 8P space since Intel has yet to release corresponding Nehalem parts.) The new Intel products have accomplished this with a more aggressive QuickPath Interconnect implementation, DDR3 memory, a larger L3 cache, and a hyper-threading capability that can simultaneously execute two threads per core.

I spoke with John Fruehe, AMD's worldwide business development manager, to get his take on how Nehalem will challenge AMD's Opteron product line and what AMD has in store over the next 12 months. In general, Fruehe maintains his company is sticking with its game plan that focuses on energy efficiency, price, and platform stability. From his perspective, this strategy plays directly into Nehalem's weaknesses and will be especially important in an economic climate in which cash-strapped customers are looking for ways to reduce capital expenditures.

In the next few weeks AMD is planning to announce some new higher performing Opterons in the low-power (55W) HE product line. Fruehe says they will also introduce some even lower-power server chips than the HE parts. All of these products are geared toward customers looking to minimize their energy footprint, which these days is basically everyone.

In the second half of 2009, AMD is scheduled to launch "Istanbul," its six-core version of Shanghai. Istanbul ostensibly competes against Intel's six-core Dunnington chip released last year, but with the Nehalems now running loose, AMD will be likely be positioning its six-shooter against Intel's latest and greatest. Istanbul will also include "HT Assist," a probe filtering technology that improves memory throughput by optimizing cache access. For HPC applications, especially, the improved six-core performance should keep AMD in the game for the remainder of 2009.

"But the real product that will compete against Nehalem is when we get into next year with the G34 platform," says Fruehe. According to him, that platform will outgun the Xeon competition. The first processors to land on the G34 platform will be the six-core Sao Paolo and 12-core Magny-Cours. Like Nehalem, AMD's next generation platform will support DDR3 memory. Fruehe pointed out the G34 design supports four-channel DDR3 compared to Nehalem's three-channel setup. G34 will also include four HyperTransport 3.0 links to help cope with the increasing I/O traffic resulting from more cores.

On paper, G34 looks like it competes well against the Xeon 5500 design, but by the time it's launched in 2010, Intel may have already moved on to "Westmere," the 32nm process shrink of Nehalem. Because AMD lags Intel by 6 to 12 months on a number of technology fronts, it will have trouble playing leapfrog with its larger rival. But being on the bleeding edge can cut both ways and Fruehe was quick to point that out.

For example, forcing your customers to do a forklift upgrade every couple of years because you've switched chipsets may be a way to eke out the best performance, but it becomes an expensive proposition for customers. Fruehe noted that AMD has been much more focused on pricing and platform longevity than its rival. For example, the Socket F design introduced in 2006 provided the platform for multiple generations of Opterons, from the dual-core and quad-core chips through the upcoming six-core Istanbul.

Maintaining platform compatibility over a multi-year timeframe means customers can upgrade systems relatively inexpensively by plugging in new chips and upgrading the BIOS. Being able slip the latest Opterons into existing servers has been an especially useful way to extend the lives of multi-million dollar supercomputers. For example, last July TACC replaced all 15,577 quad-core Opterons on its half-petaflop "Ranger" cluster with a slightly faster processor, effectively adding 75.4 teraflops to the system's peak performance rating.

"It's pretty clear that there's plenty of innovation that can happen within a platform without having to change everything," says Fruehe. "We don't buy into the argument that you need to rip everything up or push your customers through a lot of churn just to get an advantage over your competitor."

Page: 1 of 2
1 | 2 All »

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html