HPCwire: Glasgow Scientists Guide Future Nanochip Design

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Topic >> Processors

November 30, 2009

Glasgow Scientists Guide Future Nanochip Design

Nov. 30 -- Scientists at the University of Glasgow, in collaboration with colleagues from Edinburgh, Manchester, Southampton and York universities, have developed technology which will help microchip designers create future integrated circuits.

As part of a £5.3m Engineering and Physical Sciences Research Council (EPSRC) eScience pilot project called NanoCMOS they have developed simulation tools which take advantage of grid computing to predict how billions of nano-transistors, each with their own unique and unpredictable atomic-scale variations, will perform within a circuit.

The simulations will help tackle the problem of "statistical variability" within transistors which is a major obstacle in the continued scaling of Complementary Metal-oxide Semiconductor (CMOS) microchips in future nanoscale technology generations.

Professor Asen Asenov, who is the principal investigator of NanoCMOS and leads the device modelling team at Glasgow which developed the simulation tools, said: "Nanoscale transistors are at the heart of our computers, mobile phones, cars, TV sets and games consoles chips. They play a crucial role in the UK vision for the digital economy of the future.

"Since their invention in 1947, they have been getting smaller and smaller so that today we can place billions of transistors onto one small sliver of silicon."

Transistors today have gate lengths of 40 nanometres; by comparison a human hair is around 100,000 nanometres wide. However, the smaller they become, the more atomic-scale imperfections and variations within each transistor become a problem.

Statistical variations between transistors mainly occur due to the random number and position of discrete dopants -- chemical spices introduced in the silicon of which the microchips are made to form the structure of the individual transistors.

This statistical variability means that circuits built from billions of transistors with individually-unique properties may not perform as well as expected, despite being manufactured in an identical way.

Prof Asenov said: "If we are to continue to shrink the size of transistors in order to develop ever more powerful circuits, we need fundamentally new approaches to circuit and system design that can take account of the statistical variability.

"Up until now, Moore's Law, the prediction made in 1965 by Intel co-founder Gordon Moore that transistor dimensions will scale continuously and the number of transistors that could be placed on a microchip would double every two years, has been the driving force of the chip manufacturing and design industry, but the days of 'happy scaling' are over."

However, Prof Asen Asenov and his team have applied grid computing technology to tackle the problem, in collaboration with leading design houses, chip manufacturers and software vendors.

Using grid computing technology, simulations of huge numbers of microscopically different nano-transistors have been carried out on thousands of microprocessors on networked computer clusters consuming more than 20 years' of CPU time in a week. As a result the team are able to accurately predict for the first time, using three-dimensional numerical simulations, how billions of microscopically different transistors will perform in future computer chips.

The 3D simulations provide the scientists with information on the statistical distribution of the transistors' characteristics helping to predict how many of the transistors in a silicon chip will work. This information allows the chip designers to design reliable chips out of variable and unreliable transistors.

Results of the simulation of unprecedented numbers of transistors will be presented at the International Electron Devices Meeting in Baltimore in December. Complementary results were also published in the October edition of leading electronics device journal IEEE Transaction on Electron Devices.

Prof Asenov added: "The NanoCMOS project has helped not only to understand, for the first time, intimate details of statistical variability, but also to develop enhanced algorithms that will allow accurate prediction of statistical variability with greatly reduced computational efforts.

"This will be a great benefit, not only to the major semiconductor manufacturers around the world, but also to the vibrant UK chip design industry that is facing the increasing challenges of the modern nano-CMOS technology and design."

The NanoCMS grid computing technology was developed by the National e-Science Centre at the Universities of Glasgow and Edinburgh and the e-science North West Centre at Manchester University.

About NanoCMOS

The university partners in this project include the Device Modelling and the Microsystems Technology groups (University of Glasgow), the Advanced Processor Technologies group (University of Manchester), the Electronic Systems Design Group (University of Southampton), the Intelligent Systems group (University of York), the Mixed-Mode Design Group (University of Edinburgh). Two of the largest UK chip design companies ARM and Wolfson Electronics; the world leader in design software Synopsys, and the leading semiconductor chip manufacturers Freescale, National Semiconductors and Fujtsu are the industrial partners.

You can read more about NanoCMOS and Professor Asen Asenov's research in an article in Horizons, the biannual magazine from the University of Glasgow, showcasing innovation and excellence across the University.

About the Engineering and Physical Sciences Research Council (EPSRC)

EPSRC is the main UK government agency for funding research and training in engineering and the physical sciences, investing more than £850 million a year in a broad range of subjects -- from mathematics to materials science, and from information technology to structural engineering. www.epsrc.ac.uk.

-----

Source: University of Glasgow

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

Chips Ahoy: Vendors Show Off Their Latest Silicon

Chipmakers converged on San Francisco this week to talk up their newest semiconductor products at the International Solid State Circuits Conference (ISSCC). Of particular interest to the HPC crowd are Intel's Westmere EP and "Tukwila" Itanium 9300, and IBM's POWER7.
Read More...

The Week in Review

TACC's Ranger supercomputer celebrates its second year of enabling important research; Microsoft partners with NSF to bring cloud services to researchers; and NSF submits its fiscal year 2011 budget request. We recap those stories and more in our weekly wrapup.
Read More...

NASA Looks to Move Science Apps Into the Cloud

It seems only natural that the US space agency would be casting its eyes toward the clouds. Sure enough, NASA is now looking to cloud computing to optimize the operation of the agency's IT infrastructure for some of its science codes. Like many commercial businesses and government organizations, NASA is being asked to do more computing with fewer datacenter resources.
Read More...

Read more HPCwire features...

Top Headlines

IBM Releases Energy Efficient Power7 System

Feb 09 | eWeek Europe | Company says new high-end servers will deliver "intelligent performance." Read more...

Inductive Coupling Packs Flash Drive in a Chip

Feb 09 | EE Times | Wireless technology promises energy-efficient chip-to-chip communication. Read more...

IBM, Microsoft Help Create Montana Supercomputer

Feb 08 | eWeek | A new kind of Rocky Mountain high. Read more...

AMD Aims for GPUs in Mainstream Servers Starting 2012

Feb 08 | Computerworld | Chip maker hopes to bring CPU-GPU processors to servers in two years. Read more...

Graphene Transistors That Work at Blistering Speeds

Feb 05 | Technology Review | IBM has created graphene transistors that leave silicon ones in the dust. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

Appro Assists LLNL with Cluster Designed for Extreme Scale Visualization

Jan 11 | | LLNL is home to some of the fastest computers in the world. In 2012, LLNL expects to have the Sequoia supercomputing cluster operational with a projected performance of over 20 PFLOP/s. These systems will focus on strengthening the foundations of predictive simulation through running large suites of complex simulations and then comparing model predictions with experimental data. To visualize this project’s large amount of data, LLNL requested an Appro Supercomputing Cluster specifically designed to support interactive data analysis.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html