HPCwire: Computer Scientist Named One of Brightest Engineers

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Topic >> Storage

June 29, 2009

Computer Scientist Named One of Brightest Engineers

BLACKSBURG, Va., June 25 -- Ali Butt, assistant professor of computer science at Virginia Tech, has been named one of 88 of the nation's brightest young engineers.

Butt has been selected to take part in the National Academy of Engineering's (NAE) 15th annual U.S. Frontiers of Engineering symposium.

His colleague, Naren Ramakrishnan, also a professor of computer science at Virginia Tech, is one of the organizers of this year's event. He was recently named an award recipient in HP's 2009 Innovation research Program and, in 2007, one of Computerworld's 40 innovative information technology people to watch who is under the age of 40.

Engineers ages 30 to 45 who are performing exceptional engineering research and technical work in a variety of disciplines will come together for the two-and-a-half-day event. The participants -- from industry, academia, and government -- were nominated by fellow engineers or organizations and chosen from approximately 240 applicants.

"In today's challenging economic times, we look more than ever toward our engineering innovators," said NAE President Charles M. Vest. "The U.S. Frontiers of Engineering program brings together a diverse group of this country's most promising young engineers, and gives them a forum to discuss multi-disciplinary ways of addressing the issues that will carry us into tomorrow's economy."

Butt is a 2008 National Science Foundation Faculty Early Career Development (CAREER) award recipient for his research in high performance computing power. The goal of his research is to address the increasing performance gap between computing power and storage technology, especially for high performance computing (HPC) environments.

The symposium will be held Sept. 10-12 at the National Academies' Beckman Center at the University of California, Irvine, and will examine engineering tools for scientific discovery; engineering the health care delivery system; nano/micro photonics and new applications; and resilient and sustainable infrastructures. A featured speaker will be Bradford W. Parkinson, Edward C. Wells professor of aeronautics and astronautics emeritus at Stanford University. Parkinson is credited with being the father of the Global Positioning System and is a recipient of the prestigious Draper Prize and a member of the NAE.

Sponsors for the 2009 U.S. Frontiers of Engineering are The Grainger Foundation, the Air Force Office of Scientific Research, Defense Advanced Research Projects Agency, U.S. Department of Defense (DDR&E-Research), the National Science Foundation, Microsoft Research, and Cummins Inc.

The NAE is an independent, nonprofit institution that serves as an adviser to government and the public on issues in engineering and technology. Its members consist of the nation's premier engineers, who are elected by their peers for their distinguished achievements. Established in 1964, NAE operates under the congressional charter granted to the National Academy of Sciences in 1863.

-----

Source: Lynn Nystrom, Virginia Tech

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html