HPCwire: U of Washington Speeds Image Reconstruction Moving C to FPGA

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Topic >> Visualization

June 17, 2009

U of Washington Speeds Image Reconstruction Moving C to FPGA

Researchers demonstrate productivity benefits of higher-level FPGA programming methods

KIRKLAND, Wash., June 17 -- Impulse Accelerated Technologies today announced the successful completion of a tomographic image reconstruction acceleration and benchmarking project at the University of Washington. Graduate researchers Nikhil Subramanian and Jimmy Xu, working under the direction of Dr. Scott Hauck, achieved 38 ms back-projection of a 512x512 image from 512 projections. This represented a greater than 100X speedup over a software only benchmark algorithm.

This project, which was funded in part by a $100,000 Research and Technology Development grant from Washington Technology Center, was intended to determine the benefits and tradeoffs of using higher-level FPGA programming methods for medical imaging, radar and other applications requiring high throughput image reconstruction.

Tomographic reconstruction is the process of creating cross-sectional images from data acquired by a scanner. Apart from medical imaging applications in X-Ray, CT and PET, these image processing techniques apply to a variety of other domains ranging from synthetic aperture radar (SAR) to electron microscopy. In tomographic systems, the primary computational demand after data capture by the scanner is the back-projection of the acquired data into image space to reconstruct the internal structure of the scanned object. Back-projection can be viewed as a mapping of raw data space into a visible 2D or 3D image space. This process is highly demanding of computing resources.

The key to accelerating back-projection is to exploit parallelism in the computation. This is normally done by using processor clusters, but can also be accomplished using FPGA-based reconfigurable computing platforms. Working in cooperation with Dr. Adam Alessio of the UW Department of Radiology, the two researchers converted and refactored an existing back-projection algorithm, using both Impulse C and Verilog HDL, to evaluate design efficiency and overall performance. This conversion, which included refactoring the algorithm for parallel execution in both C and Verilog, took 2/3 of the time when working in C than when working in Verilog. Perhaps more importantly, the two researchers found that later design revisions and iterations were much faster when working in C, with as little as 1/7 the time being required to make algorithm modifications when compared to Verilog. The team also reported that algorithm experiments performed quickly in Impulse C were useful when making subsequent improvements to the Verilog HDL version.

"The University of Washington team demonstrated just how productive C-to-FPGA methods can be," said David Pellerin, Impulse CTO. "The quick success of this project shows how even first-time users of Impulse C can rival the results achieved from hand-coding in HDL, with surprisingly little performance penalty and faster time-to-deployment."

Impulse and the University of Washington are making the source code for the back-projection algorithm available on request to other research teams involved with high performance reconfigurable computing. Impulse is actively seeking additional collaborations with FPGA research groups worldwide.

Impulse C has a growing community of universities and corporate researchers creating redeployable intellectual property for FPGAs. Much of this IP is available royalty free as part of Impulse C, or from the Impulse C user community. The University of Washington and Impulse are making the tomographic algorithm available upon request with no royalty charge. Interested parties should contact Impulse at info@ImpulseAccelerated.com.

About Impulse

Impulse provides software-to-FPGA solutions for embedded and high performance computing. Impulse is used by 8 of the top 10 government contractors, half the worldwide automotive manufacturers and by a wide range of medical, industrial and consumer processing designers. For more information, visit www.ImpulseAccelerated.com or call 425-605-9543, Ext 101.

-----

Source: Impulse Accelerated Technologies, Inc.

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

The Week in Review

TACC's Ranger supercomputer celebrates its second year of enabling important research; Microsoft partners with NSF to bring cloud services to researchers; and NSF submits its fiscal year 2011 budget request. We recap those stories and more in our weekly wrapup.
Read More...

NASA Looks to Move Science Apps Into the Cloud

It seems only natural that the US space agency would be casting its eyes toward the clouds. Sure enough, NASA is now looking to cloud computing to optimize the operation of the agency's IT infrastructure for some of its science codes. Like many commercial businesses and government organizations, NASA is being asked to do more computing with fewer datacenter resources.
Read More...

Thoughts, Observations, Beliefs & Opinions About the NSF Supercomputer Centers

There is no such thing as an NSF (Supercomputer) Center and there never has been. There should be. What there are, in the words of Ed Hayes, then comptroller of NSF, are "NSF ASSISTED Supercomputer Centers." This is a double edged sword.
Read More...

Read more HPCwire features...

Top Headlines

IBM, Microsoft Help Create Montana Supercomputer

Feb 08 | eWeek | A new kind of Rocky Mountain high. Read more...

AMD Aims for GPUs in Mainstream Servers Starting 2012

Feb 08 | Computerworld | Chip maker hopes to bring CPU-GPU processors to servers in two years. Read more...

Graphene Transistors That Work at Blistering Speeds

Feb 05 | Technology Review | IBM has created graphene transistors that leave silicon ones in the dust. Read more...

Intel Sneak Peeks Westmere EP Server Silicon

Feb 04 | The Register | Intel will preview first 32nm Xeon chips on Monday. Read more...

Cheap Stuff: Trends in Commodity HPC

Feb 03 | Linux Magazine | A couple of relatively new commodity solutions could make a huge impact in HPC. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

Appro Assists LLNL with Cluster Designed for Extreme Scale Visualization

Jan 11 | | LLNL is home to some of the fastest computers in the world. In 2012, LLNL expects to have the Sequoia supercomputing cluster operational with a projected performance of over 20 PFLOP/s. These systems will focus on strengthening the foundations of predictive simulation through running large suites of complex simulations and then comparing model predictions with experimental data. To visualize this project’s large amount of data, LLNL requested an Appro Supercomputing Cluster specifically designed to support interactive data analysis.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html