STUDY PREDICTS PROPERTIES OF SILICON NANOWIRES

September 15, 2000

SCIENCE & ENGINEERING NEWS

San Diego, CALIF. — Large-scale simulations of silicon nanowires just several atoms in diameter have given device designers new clues about how these nanometer-scale devices will one day perform. The work provides a basis for anticipating how the quantum mechanical effects that dominate behavior of materials at this size scale will alter the operation of future generations of electronic devices.

Writing in the August 28 issue of Physical Review Letters, Uzi Landman, Robert Barnett and Andrew Scherbakov from the Georgia Institute of Technology, and Phaedon Avouris from the IBM T.J. Watson Research Center, report on a number of issues pertaining to the atomic structure, electronic properties and electrical transport in silicon nanowires that will have to be considered by designers using devices this small.

“It’s a much-discussed expectation that devices of this size will be different, but in what ways and by how much, remained unknown,” said Uzi Landman, Regents’ Professor of Physics and director of the Georgia Tech Center for Computational Materials Science. “In this study, we have explored certain unique properties of systems this small through first-principles quantum mechanical simulations. Such simulations, which are to the best of our knowledge the largest ones to date, are essential for gaining reliable and predictive information about these systems. They were enabled by a combination of improved methodologies and the availability of high-powered computers.”

To boost speed and reduce energy use, engineers are being pushed to make electronic devices smaller and to pack more of them onto a chip. This pressure will eventually drive them to use features as small as one nanometer (one-billionth of a meter, or a hundred-thousandth the width of a human hair). When that happens, he noted, device operation will be dominated by quantum mechanical effects – and the expectations that have long governed device design will no longer apply.

The researchers simulated silicon nanowires etched from bulk silicon, or self-assembled from clusters containing 24 atoms of silicon. In each case, the silicon was passivated by attaching hydrogen atoms to unused bonds, and the wires were connected to aluminum leads.

The theoretical simulations produced data on the nanowires’ electrical conductance, the influence of the silicon-metal interface and the role that doping with aluminum atoms may play in changing materials properties. The work also suggests new ways of doping ultra-small transistor channels that could circumvent some current technological issues.

“This work attempts to fill in some of the gaps in our knowledge in this area,” said Dr. Phaedon Avouris, manager of Nanometer Scale Science & Technology for IBM’s Research Division at the T.J. Watson Research Center in Yorktown Heights, N.Y. “While the wires on which we report here are significantly smaller than those likely to be used in the near future, they are particularly useful because they tell us what to expect in the fully quantum mechanical limit – the ultimate miniaturization limit. The calculations have revealed a number of significant changes in important properties.”

Carried out on an IBM SP-2 computer at Georgia Tech, the simulations revealed that:

* Electronic states formed from a combination of orbitals from the aluminum leads and the silicon wire atoms penetrate all the way through nanowires of less than about one nanometer in length, giving such silicon bridges a finite conductance. But in longer structures, these electronic states penetrate only partially into the nanowire, with the silicon retaining its semiconducting properties.

* The transfer of electrons from the aluminum to the silicon at the junction between the two materials creates a localized dipole which forms a barrier to the flow of electrons. The simulations show that the height of such Schottky barriers at nanoscale metal-to-semiconductor contacts may not be too different from those found at more familiar size scales.

“The height of the barrier depends on the nature of bonding and atomic arrangement at the contact itself and varies for the various configurations of nanowires that we studied between being 40 to 90 percent larger than the value found at the corresponding macroscale contact,” said Landman. “This is good news because it means that device engineers won’t have to apply dangerously large voltages across the barrier formed at nanoscale metal-to-silicon contacts, as some researchers had suspected.”

* The simulations suggest a way that could overcome some of the anticipated problems involved in doping the silicon used in devices this small. Doping of semiconductors is used routinely in order to tune and optimize device characteristics. However, in nanoscale devices one may expect detrimentally large device-to-device statistical variations of the dopant concentration. This variability could cause severe problems at this size scale because electronics designers may not consistently predict the performance of a collection of such devices.

However, the simulations suggest that building nanowires from silicon clusters could offer a solution. Because the clusters form hollow cages, much like carbon fullerenes, they could be fabricated around a dopant atom. With each cluster then containing a dopant atom, device consistency may be achieved.

* The wave-like nature of the electrons could cause interference effects in the electric conductance through the silicon nanowires used as current channels. When voltage is applied to open the channel, electrons penetrating the silicon nanowire from one of the aluminum leads may bounce off the contact to the other lead and flow back toward the source contact. Upon reaching that contact, they may bounce off again, and the process may repeat itself.

This behavior results, at certain electron wavelengths and wire configurations, in interference resonances that cause the channel to appear transparent, leading to the occurrence of spikes in the current flowing through the nanoscale channel.

“When building a device, engineers would have to take this into account and either find ways to use it or avoid it,” Landman added. “In macroscopic devices, this phenomenon is of no particular consequence, showing again that small devices are different in ways that go beyond simple scaling with size.”

The next step is to actually fabricate and test devices this small. The research was sponsored by the U.S. Department of Energy.

============================================================

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire