AN OVERVIEW OF [email protected]

October 27, 2000

FEATURES & COMMENTARY

San Diego, CALIF. — Sixty-six people participated in first annual meeting of [email protected], a user led forum in high performance computing. Participants came from government agencies, research labs, industry and academic computing centers. In addition representatives from each of the major HPC vendors also attended.

The plenary meeting session ensued with the major topic being development of metrics and benchmarks to ascertain HPC system performance. Earl Joseph introduced the topic and pointed out the shortcomings of LINPAK as an appropriate benchmark for HPC systems. He also introduced the two phases of the IDC2000 Users Forum benchmarking plan: 1) development of new simple benchmarks and metrics to characterize performance, and 2) the creation of a table of applications benchmarking results contributed by the member organizations that would be available to all members. Larry Davis chaired the session on performance, which included presentations by the HPCMP, NSA, Ford, Boeing, Pittsburgh Supercomputer Center (PSC), SDSC, and NERSC.

Terry Blanchard gave the HPCMP presentation and gave an excellent overview of their ongoing benchmarking activities and their use in current HPC hardware acquisitions. Mike Merrill of NSA presented their principal benchmark (GUPS), which measures performance on random memory accesses. This led to a discussion on the general issue of memory vs. CPU performance and their relative importance in HPC systems, which continued later in the panel discussion. Alex Akkerman of Ford and Barry Sharp of Boeing discussed the types of applications benchmarks that they use, and stated that they would be willing to contribute benchmark results to the User Forum activity to create a table of application benchmark results, provided the HPC hardware vendors agreed to release the results.

Jim Kasdorf of PSC discussed their use of benchmarks and strongly supported continued updates to the NAS parallel benchmarks. Allan Snavely of SDSC discussed the general problem of how to predict HPC system performance over a range of application problem sets from a sparse set of benchmark data points. He proposed a new effort to develop scalable synthetic benchmarks based on a careful study of how applications codes behave that would produce a “system signature” of performance in several performance dimensions. He discussed a simplistic performance model for memory-bound applications that seems to produce a reasonable estimate of actual system performance in this case. He readily admitted to the complexity of the problem and stated that accurate predictions of HPC system performance can only come from an accurate understanding of both the applications software and the hardware.

Bill Kramer and Bob Lucas of NERSC then discussed the NERSC effective systems performance test, which measures a system’s efficiency in scheduling and executing a typical system workload, and a new set of synthetic application benchmarks that will focus on memory and communications performance. This set of synthetic applications benchmarks form the heart of the IDC2000 initiative to define a more useful systems performance metric than LINPAK. NERSC’s eventual goal is to combine this set of benchmarks with their effective systems performance test to accurately characterize a system’s performance in a multi-user environment. Earl Joseph stated that the first milestone for the IDC2000 initiative is to announce the selection of the first set of pseudo-applications to be used as benchmarks by SC2000. Eric Strohmeier reviewed some of the details of the IDC 2000 initiative.

The next meeting session began with feedback on the IDC2000 performance metrics plan from the three sets of users represented at the meeting: government, university and industry, and HPC hardware vendors. Each group generally endorsed the plan. Government comments included a request to the vendors to allow release of benchmark results on their systems, and vendor comments expressed a willingness to dedicate resources to benchmarking efforts, but asked that government acquisition officials be mindful of the effort required to perform benchmarking activities.

Several of the hardware vendor representatives gave short presentations on their current products and future directions. Vendors represented included SRC, Fujitsu, Compaq, IBM, SGI, Sun, and Cray. Of notable interest was the recent success of Compaq in capturing several very large acquisitions (ASCI 30 TF system and PSC NSF system). In addition, Etnus, who makes the TotalView parallel debugger, gave a short presentation on their products and plans.

IDC provided a brief update on a number of different HPC research studies including automotive/aerospace research, clustering trends, Linux market directions, vendor market shares and HPC forecasts.

Jose Munoz of DOE presented an update on the ASCI program. The ASCI White system at Lawrence Livermore National Laboratory is currently being constructed, and will have a 12 TF IBM SP P3 system. The ASCI Q system, planned for 2002, will be a 30 TF Compaq system with alpha processors. Jose presented some utilization results from the ASCI Blue Mountain system (SGI Origin architecture) that showed typical utilization on that system ranges from 60 to 80 percent. He stated that most of ASCI’s current simulations run on 2,000 to 4,000 processors, and that they are still trying to determine which kinds of platforms best run their applications. He discussed the need to maintain overall system balance over several system parameters and presented diagrams showing capabilities in these dimensions for their current and future systems. He also discussed their scientific visualization activities. His presentation created considerable discussion concerning ASCI’s acquisition policies, which seem to stress maximum CPU performance in peak GFs. Jose pointed out that while this may have been true, ASCI has made major investments in software applications to be able to use these theoretically very powerful systems efficiently.

David Kahaner of the Asian Technology Information Program then introduced Dr. B.T. Cheok of the Singpore Institute for High Performance Computing. This organization has a mandate to use leading edge high performance computing resources to enhance Singapore’s global competitiveness. The institute sponsors both people development programs and research collaborations. They also operate relatively modest HPC systems for Singapore industry and academia. Dr. Cheok extended an open invitation for Users Forum members to visit their institute if they are in Singapore.

Paul Muzio and Steve Karwoski then presented reviews of their respective distributed centers. Both discussed their respective center capabilities and activities.

Chris Willard of IDC then presented an overview of the IDC market forecast for the technical computing market, which was approximately a $5B market in 1999. They segment the market into the following four categories: capability, enterprise, divisional, and departmental. They consider high performance computing to be those systems in the capability and enterprise categories, with the dividing line between enterprise and divisional systems being $1M. IDC also presented a fairly detailed taxonomy of HPC systems categorized by memory and processor distributions. IDC forecasts fairly strong growth in the HPC marketplace over the next several years, with a higher growth rate for technical computing in general. IDC also produced a market forecast for the use of Linux in these systems which shows substantial growth through 2004, but with Unix remaining the primary operating system for technical computers throughout the period.

The full users forum meeting was preceded and followed by short meetings of the group’s steering committee. All user site members were invited to participate in the decisions guiding the development and direction of the forum. Vendors do not attend the steering committee meetings. Earl Joseph convened the first steering committee meeting and discussed the structure of the users forum, including the newly-formed Performance Advisory Group. Discussions about the level of formality in organization and accompanying rules and bureaucracy eventually led to an agreement that a smaller selection of user representatives (10 to 15) would need to be selected to provide overall direction to the user forum, but the members chose to not move to a highly formalized structure at this time. For now members agreed to ask Earl Joseph of IDC to continue as executive director of the forum.

============================================================

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Mira Supercomputer Enables Cancer Research Breakthrough

November 11, 2019

Dynamic partial-wave spectroscopic (PWS) microscopy allows researchers to observe intracellular structures as small as 20 nanometers – smaller than those visible by optical microscopes – in three dimensions at a mill Read more…

By Staff report

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quantum annealing) – ion trap technology is edging into the QC Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researcher Read more…

By Jan Rowell

What’s New in HPC Research: Cosmic Magnetism, Cryptanalysis, Car Navigation & More

November 8, 2019

In this bimonthly feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

By Oliver Peckham

Machine Learning Fuels a Booming HPC Market

November 7, 2019

Enterprise infrastructure investments for training machine learning models have grown more than 50 percent annually over the past two years, and are expected to shortly surpass $10 billion, according to a new market fore Read more…

By George Leopold

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Atom by Atom, Supercomputers Shed Light on Alloys

November 7, 2019

Alloys are at the heart of human civilization, but developing alloys in the Information Age is much different than it was in the Bronze Age. Trial-by-error smelting has given way to the use of high-performance computing Read more…

By Oliver Peckham

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. Th Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed ins Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Spending Spree: Hyperscalers Bought $57B of IT in 2018, $10B+ by Google – But Is Cloud on Horizon?

October 31, 2019

Hyperscalers are the masters of the IT universe, gravitational centers of increasing pull in the emerging age of data-driven compute and AI.  In the high-stake Read more…

By Doug Black

Cray Debuts ClusterStor E1000 Finishing Remake of Portfolio for ‘Exascale Era’

October 30, 2019

Cray, now owned by HPE, today introduced the ClusterStor E1000 storage platform, which leverages Cray software and mixes hard disk drives (HDD) and flash memory Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This