IBM, INTEL CHIPS: SMALLER AND FASTER

December 15, 2000

COMMERCIAL NEWS

San Diego, CALIF. — With a research paper and images from an electron microscope, Michael Kanellos reports that Intel plans to show that Moore’s Law will hold for another decade.

The Santa Clara, Calif.-based chip giant will release a paper at the IEEE International Electron Devices conference in San Francisco showing that the company can produce transistors with elements as narrow as eight angstroms, or three atoms, far smaller than today’s chips.

The achievement is significant in that it shows there are no known physical barriers to slow the pace of chip performance growth for the next five to 10 years, said Gerald Marcyk, director of Intel’s Components Research Lab.

Moore’s Law, formulated by Intel co-founder Gordon Moore, states that the number of transistors a chip can hold will double every 18 to 24 months, as transistor size shrinks. More transistors, which switch off and on to represent binary data, lead to a corresponding leap in performance.

Real time translation “The trend line is continuing. We are not hitting a brick wall,” Marcyk said. “One of the big worries was whether silicon oxides would work at this level.”

Chips made with these transistors will contain roughly 400 million transistors and run at 10 GHz, he said. With these chips, computers will be able to translate verbal commands or conversations from one language to another in real time, or search massive and complex optical databases.

These chips will also run on less than a volt of power, less than most of today’s notebook chips. Boot-up time, no doubt, will also improve. Current Pentium 4 chips run at 1.5 GHz and contain 42 million transistors.

The future of Moore’s Law has massive implications for the industry. For more than 30 years, semiconductor manufacturers have managed to steadily shrink the size of transistors, which has led to chips that are smaller and more powerful than their predecessors. Smaller chips also consume less energy and cost less.

In turn, this has opened the door for software developers and computer designers to create more elegant, powerful products.

Waiting to break the law Although the rule has held steady, researchers have speculated about when the laws of physics might stop it. Early in the last decade, Moore himself said the industry probably would hit a wall when transistors shrunk to around 0.25 microns, Marcyk said.

Chips with transistors that size came out in 1997 and are now old-fashioned. Most companies manufacture chips with 0.18-micron elements and will start to make 0.13-micron chips in late 2001.

Transistors of the size being discussed at the conference will show up in processors in 2005, when the 0.07-micron generation arrives, Marcyk said. The average element in these chips will measure 0.07 microns, or 70 nanometers, but some elements will be smaller.

The transistor gate, an open space inside the transistor that controls the flow of electrical current inside the transistor, will measure 30 nanometers wide. The gate walls will be three atoms thick, consisting of “an oxygen, a silicon and an oxygen atom,” Marcyk said.

For now, Intel has only managed to produce 0.07-micron generation transistors, not complete chips.

Other changes Besides shrinking, chip architecture will change in other ways. The transistors on the 0.07-micron generation of chips will be chemically printed with Extreme Ultra Violet lithography, rather than with today’s visible light lithography.

Tantalum or some other element also could replace silicon for the material in the transistor gates, although not the wafer. With a switch in materials, transistors will get wider, but they will leak less electricity, said Marcyk, making them more efficient. Transistors may also be stacked vertically rather than horizontally.

“You can get more of them in a certain area,” he said. Still, “a lot of these options are difficult to integrate.”

Convention highlights Intel will be among the many semiconductor companies and academics presenting papers at the four-day convention, which serves to showcase breakthroughs in electrical engineering and present awards to select researchers.

IBM also plans to announce that it has started production of chips that combine 0.13-micron wires, using three advanced techniques: copper wiring, silicon-on-insulator transistors, and a new type of insulating material known as a low-k dielectric.

A variety of chips are already in pilot production using the new processes, with the first customer shipments planned for early next year. IBM said chips will be made using the new processes for both its servers and other companies’ chips for networking and other gear.

IBM Research recently also announced a breakthrough design technique, called V-Groove. Should the technique be used in manufacturing, IBM says it could help create chips with parts as small as 10 nanometers or less by reducing the size of the channels between transistors. With luck, the technique could be put into production in the coming 10 to 15 years, IBM executives said.

============================================================

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Microsoft, Nvidia Launch Cloud HPC

November 20, 2019

Nvidia and Microsoft have joined forces to offer a cloud HPC capability based on the GPU vendor’s V100 Tensor Core chips linked via an Infiniband network scaling up to 800 graphics processors. The partners announced Read more…

By George Leopold

Hazra Retiring from Intel Data Center Group, Successor Unknown

November 20, 2019

This article is an update to a story published earlier today. Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Government Group, is retiring after more than 24 years at the compa Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU-accelerated computing. In recent years, AI has joined the s Read more…

By John Russell

SC19 Student Cluster Competition: Know Your Teams

November 19, 2019

I’m typing this live from Denver, the location of the 2019 Student Cluster Competition… and, oh yeah, the annual SC conference too. The attendance this year should be north of 13,000 people, with the majority attende Read more…

By Dan Olds

Top500: US Maintains Performance Lead; Arm Tops Green500

November 18, 2019

The 54th Top500, revealed today at SC19, is a familiar list: the U.S. Summit (ORNL) and Sierra (LLNL) machines, offering 148.6 and 94.6 petaflops respectively, remain in first and second place. The only new entrants in t Read more…

By Tiffany Trader

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

ScaleMatrix and Nvidia Launch ‘Deploy Anywhere’ DGX HPC and AI in a Controlled Enclosure

November 18, 2019

HPC and AI in a phone booth: ScaleMatrix and Nvidia announced today at the SC19 conference in Denver a joint offering that puts up to 13 petaflops of Nvidia DGX-1 compute power in an air conditioned, water-cooled ScaleMa Read more…

By Doug Black

Hazra Retiring from Intel Data Center Group, Successor Unknown

November 20, 2019

This article is an update to a story published earlier today. Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Governm Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU Read more…

By John Russell

Top500: US Maintains Performance Lead; Arm Tops Green500

November 18, 2019

The 54th Top500, revealed today at SC19, is a familiar list: the U.S. Summit (ORNL) and Sierra (LLNL) machines, offering 148.6 and 94.6 petaflops respectively, Read more…

By Tiffany Trader

ScaleMatrix and Nvidia Launch ‘Deploy Anywhere’ DGX HPC and AI in a Controlled Enclosure

November 18, 2019

HPC and AI in a phone booth: ScaleMatrix and Nvidia announced today at the SC19 conference in Denver a joint offering that puts up to 13 petaflops of Nvidia DGX Read more…

By Doug Black

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Exascale Computing Project (ECP), Diachin is also... Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This