GRID PLUGTEST: INTEROPERABILITY ON THE GRID

By Nicole Hemsoth

January 31, 2005

GRID PLUGTEST: INTEROPERABILITY ON THE GRID

ETSI and INRIA organized a three-day Grid Plugtest, which started on Oct. 18. The objective was to learn, through user experience and open discussions, about the future features needed for the ProActive Grid middleware as well as to get important feedback on the deployment and interoperability of Grid applications based on the ProActive library, distributed across various Grid platforms. On the three days, the event drew 80 participants from 10 different countries: France, Chile, United States, England, Holland, Switzerland, Spain, Italy, Japan and Korea. All these people met to share their views of ProActive, the Grid middleware developed in the OASIS team, INRIA. This event was organized under the supervision of UNSA (University of Nice), I3S and CNRS, and was sponsored by IBM, Sun and ObjectWeb.

The event consisted of three different happenings. On the first day, ProActive talks were held. In the morning, the general features offered by the middleware were presented, with talks underlining its main aspects such as its programming model, group communications, mobility, Grid deployment capabilities, Grid component model and security. On the afternoon session, users were invited to speak about their use of the middleware. During the evening, future work was presented, and a panel of experts was invited to talk about actual problems in the Grid domain: “Stateful vs. Stateless Web Services for the Grid: how to get both scalability and interoperability?” with Denis Caromel (UNSA), Tony Kay (Sun Microsystems), Jean-Pierre Prost (IBM EMEA Grid Computing), Vladimir Getov (University of Westminster), Marco Danelutto (University of Pisa) and Christophe Ney (ObjectWeb).

Regarding ProActive, it is an LGPL Java library for parallel, distributed and concurrent computing, also featuring mobility and security in a uniform framework. With a reduced set of simple primitives, ProActive provides a comprehensive API allowing simplifying the programming and deployment of applications on Local Area Network (LAN), on clusters of workstations, or on Internet Grids. The deployment infrastructure based on XML files provides a level of abstraction that allows removing from the source code of the application any reference to software or hardware configuration. It provides an integrated mechanism to specify external processes that must be launched and the way to do it. The goal is to be able to deploy an application anywhere without having to change the source code, all the necessary information being stored in an XML descriptor file. ProActive features also a well-defined Grid component programming model.

The second day was dedicated to a contest between 6 teams: AlgoBar, Tournant and INRIA from France, University of Chile, NTU from Taiwan, and University of Southern California, where the aim was to find the number of solutions to the N-queens embarrassingly parallel problem: N being as big as possible, count the number of solutions for placing N non-threatening queens, in a limited amount of time. The world record is for N=24, having 227,514,171,973,736 solutions, calculated on 64 CPUs (Pentium4 Xeon 2.8 GHz in a FireCore cluster) with 75 516 tasks using MPI (standard parallel programming) in 22 days. Actually, the INRIA team equaled this world record in the offline challenge (qualifications for the real event), in 17 days on a P2P desktop Grid of more than 300 heterogeneous machines using the ProActive middleware.

To be able to run such contest, a Grid was built up, with the help of our different partners on 20 different sites, in 12 different countries. We gathered a total of 473 machines, bearing 800 processors, totaling 100 Gigaflops (measured with the SciMark 2.0 agent for computing, this measure was performed using a pure Java benchmark). One very important and interesting aspect was that resources used to build the Grid were heterogeneous in terms of OS (Linux, Windows XP, MacOS, SGI Irix and Solaris), access protocols (ssh, gsissh), Grid middleware (Globus), Job Scheduler (PBS, LSF, Sun Grid Engine, OAR, Prun), Security policy (Firewalls, NAT, Private IP addresses, …) detailed after, Java Virtual Machines (Sun, BEA, SGI). The deployment and interoperability between all resources/sites were achieved using ProActive.

Most of our concerns were about the different security policies we encountered on each sites during the set up. The challenge was about being able to access each site according to their security policy, in which we defined four levels of friendliness:

  • Friendly: sites allowed all incoming/outgoing connections from/to machines on the ETSI Plugtest network. In that configuration, no specific action needed.
  • Semi-friendly: sites allowed a range of ports to be open, in which case http was used as a communication protocol to gain access to the machines.
  • Semi-restrictive: sites allowed only ssh communications, we used ssh/RMI-tunneling feature to deploy jobs.
  • Restrictive: sites had a public IP address for the front-end and private IPs for the backend nodes. Users were constrained to use hierarchical deployment in their application.

We also added new features in ProActive to cope with some internal sites configurations (DNS missing, machines with two network interfaces, …)

All contestants were asked to use ProActive as their middleware, and could freely use the power of the 800-plus processors (during their slot of time: 1 hour) which were dispatched around the world (Australia, Europe, North and South America, India). This event was strictly an engineering event, not a conference, nor a workshop. As such, an active participation was requested from contestants who had to provide their own implementation of the N-Queens algorithm, and eventually modify existing xml deployment file to adapt to their strategy.

There was no compulsory programming language, but all teams used Java to write their code, except from the NTU team which hid some native routines inside a Java wrapper. This scheme led to a faster algorithm, but lost Java portability. The sites had to be updated with this native code, which would be hard to do on a bigger scale. On the other hand, the all-Java approach allowed for transparent migration of code to distant nodes, with no manual code exportation.

The criterion for deciding the winners were based on

  • the greatest number of solutions found.
  • the biggest number of processors used.
  • the fastest algorithm.

The Chilean team got ahead of the other five participants. They found the number of solutions for 18 queens, 19 queens twice, 20 queens four times and 21 queens once, in an hour. They were the best when considering the number of solutions found in one hour (800 billion), the number of nodes used (560), and the speed of the algorithm (21 queens in 24 minutes, 38 seconds).

The Plugtest, co-organized by INRIA and ETSI, pleased all the participants. It was an event both useful for the users, who received help from the ProActive team, and the OASIS team, who received feedback from the users. We were forced to add functionalities to the middleware to be ready and effective for the Plugtest, and have a stable system. We had to develop certain aspects that had been left out, due to time restrictions and priorities that were in fact of primary importance. We are also very satisfied with the results obtained during the N-queens contest, which showed that applications could take advantage of the Grid in a simple way. Another happy discovery was the number of different scientific domains which could use our middleware in their applications. This is a direct effect of the generic programming model used inside, which can be reused for biology, physics and evolving phenomenon.

We did have trouble setting up the Grid to work, as mentioned earlier but once this configuration was achieved, the work for the users was simple. Indeed, the deployment on the different sites was not a source of problems, which is an indicator of how ProActive is fit for usage, as users were not bothered by system configuration, and could instead focus on the internals of their application.

Pressed by the general demand, INRIA and ETSI will be organizing another Plugtest on Oct. 10-14, 2005. The event is planned to be larger, on all scales: we expect more people (more than 150), a longer time span (five days), a larger Grid, the use of other middleware, and an even wider panel of domains. This future event will involve several European projects. Indeed, two workshops will be held during these five days, a GridCoord workshop: Open middleware for the Grid, and a CoreGrid workshop: Programming Models and Components for the Grid. The application used for the contest and interoperability Plugtest is not yet fixed, but we have been thinking about a travel sales man problem, which needs many more communications, and will be even more interesting and demanding to supervise.

Resources:

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

NCSA Industry Conference Recap – Part 1

November 13, 2019

Industry Program Director Brendan McGinty welcomed guests to the annual National Center for Supercomputing Applications (NCSA) Industry Conference, October 8-10, on the University of Illinois campus in Urbana (UIUC). On Read more…

By Elizabeth Leake, STEM-Trek

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing components with Intel Xeon, AMD Epyc, IBM Power, and Arm server ch Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. Read more…

By Doug Black

SIA Recognizes Robert Dennard with 2019 Noyce Award

November 12, 2019

If you don’t know what Dennard Scaling is, the chances are strong you don’t labor in electronics. Robert Dennard, longtime IBM researcher, inventor of the DRAM and the fellow for whom Dennard Scaling was named, is th Read more…

By John Russell

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Leveraging Exaflops Performance to Remediate Nuclear Waste

November 12, 2019

Nuclear waste storage sites are a subject of intense controversy and debate; nobody wants the radioactive remnants in their backyard. Now, a collaboration between Berkeley Lab, Pacific Northwest National University (PNNL Read more…

By Oliver Peckham

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. Th Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed ins Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Spending Spree: Hyperscalers Bought $57B of IT in 2018, $10B+ by Google – But Is Cloud on Horizon?

October 31, 2019

Hyperscalers are the masters of the IT universe, gravitational centers of increasing pull in the emerging age of data-driven compute and AI.  In the high-stake Read more…

By Doug Black

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This