The Future of Custom HPC Application Development

By Ilya Mirman

December 9, 2005

Expanding role of high-performance computing

As Moore's law has stalled on the desktop, scientists and engineers in virtually every field are turning to high-performance computing to solve some of today's most important and complex problems. With simulation increasingly replacing physical testing, more complex phenomena being modeled, and whole products or systems being simulated, technical computing — whether in the life sciences, manufacturing, energy, intelligence, defense, or earth sciences — has become both more prominent and more challenging.

In some ways, the industry is at a cross-road. An increasing number of problems demand parallel computing power, and high-performance computers are becoming remarkably more powerful, and affordable. But the “software gap,” the gap between hardware capabilities and actual benefits we can practically extract through programming, is wide and growing. There is a dearth of applications available for parallel computers, and custom development of parallel applications is fundamentally flawed. This article will summarize the state of the industry today, predict how the industry may evolve over the next couple of years, and present some choices available for engineers, scientists, and analysts trying to maximize the return on their HPC investments.

Two distinct computing environments

Today, there are two distinct environments for technical computing: the desktop, and the high-performance computer. Both environments have much to offer, but the growing disconnect between them presents a substantial challenge, one that must be overcome if the power of today's and tomorrow's parallel computers is to be harnessed.

The launch of the Windows 95 operating system ushered in the era of the desktop computer as the primary science and engineering computing vehicle, particularly during the early stages of new product or system modeling, simulation, and optimization. The interactivity offered by these tools lends themselves well to the iterative process of research and discovery.

Today, millions of engineers and scientists have access to a rich set of interactive high-level software applications that, broadly speaking, fall into one of two categories: 1) very high level languages (VHLLs) for custom application development, such as MATLAB, Mathematica, Maple, Python, or IDL, and 2) vertical applications developed by commercial independent software vendors, such as SolidWorks for computer-aided design or Ansys for finite-element analysis.

The desktop tools offer an easy way to manipulate high-level objects (e.g., matrices with MATLAB, or parameter-driven geometric features in SolidWorks), hiding many of the underlying low-level programming complexities from the user. Furthermore, the desktop tools provide an interactive development and execution environment, the usage mode needed for productivity in science and engineering.

Things are very different in the HPC world. To begin with, there are relatively few commercially-available software applications for high-performance computers — less than 5 percent of the desktop science and engineering applications run on the parallel architectures of high-performance computers. Given the difficulty associated with parallel programming, and the migration of technical computing to the engineer's desktop over the last decade, the business model for commercial ISVs to develop HPC applications is tenuous at best.

As a result of the limited application availability, and compounded by the specialized nature of the models and algorithms, a great deal of technical applications for parallel computers are custom-developed by the end users. The specification is typically some combination of a prototype program written in a desktop-based high-level application (MATLAB, etc.), and “prose” that attempts to capture the particular model, system, or algorithm. A parallel programming specialist then writes the application in C, Fortran, and MPI (message passing interface) used for inter-processor communication and synchronization – relatively complex low-level programming. Only after the application is developed for the high-performance computer can it be executed to allow testing and scaling with the real data.

This process is fundamentally flawed: it is slow, expensive, inflexible, and remarkably error-prone. First, the specialist — of which there is a serious shortage, and they are expensive — must correctly interpret the end user's specification. Second, the end user must then interpret the test results to understand whether problems encountered are due to his specification, or the specialist's code.

Because each of these steps can be several months, scientists and engineers are limited to how much iteration to the algorithms and models they can make. And remember — this all happens before they ever get to actual usage of their models, solving the problems they have set out to solve. More than 75 percent of the “time to solution” is spent programming the models for use on high-performance computers, rather than developing and refining them up front, or using them in production to make decisions and discoveries.

The need for interactivity

Even after the algorithm or model has been reprogrammed for a parallel computer, we are not out of the woods, because today the resulting usage mode is strictly batch-oriented, rather than interactive. Given how long typical runs take — hours, days, or even weeks — the iteration and refinement of the algorithm or model is severely limited. In many cases, the correct algorithm, approach, or key to the problem, may not be known up front, and may typically be discovered only by running the code on the HPC, with the actual input data. And it is highly likely that a change in the user's specification — due to errors, changed algorithms, changed application requirements, or changed hardware — will cause a major rewrite by the specialist.

When reducing time-to-solution is the goal, it is the engineers' and scientists' time that is typically the precious resource, not computing cycles. During the model/algorithm development phase, interactivity is critical. Yet although interactive use can be taken for granted with desktop science and engineering tools, to date it has simply not been available in high-performance computing, which remains firmly in the batch world.

Solving the application problem

What does the ideal solution for custom HPC application development look like? It must enable scientists and engineers to write applications in their favorite very high-level languages (VHLLs) on desktops, and have them automatically parallelized and able to run interactively on high-performance computers. In other words, let the end users continue to work in their preferred environments (“no change in religion”), hide from them parallel programming challenges, and let them more easily access the parallel computing power of high-performance computers. They can prototype and scale in a tightly coupled process, in real time, with fine-grained control of both algorithms and data, transparently harnessing the HPC's computing resources.

With this approach, you could write just enough of the application in a VHLL to start testing with real data, as you incrementally refine the application. In other words, with an interactive workflow, the time to “first calculation” (or, in a sense, “partial satisfaction”) can be within minutes, rather than the several months or years required to first program the parallel application. Interactive usage would allow you to observe the application run, stop it, change parameters, change what is observed, and (possibly) decide to further refine the application. Such a process with incremental refinement and continuous testing is key to modern high productivity software development methodology — learning happens only through feedback.

There is some early evidence that the industry is gravitating to such an approach. In the last several months, several VHLL software vendors have entered the market with parallel solutions that bridge desktops and high-performance computers, and the growing choice and competition is ultimately good news for end users. Needless to say, there isn't one silver bullet, one right choice for every situation, and ultimately users will vote with their wallets. Following are four predictions as to what the landscape will look like 3-4 years out:

1. There will be much less C, Fortran, and MPI coding by parallel programming specialists;

2. VHLL-specific workgroup environments — such as Distributed Computing Toolbox from The MathWorks — will do well for algorithms that naturally lend themselves to being partitioned into independent tasks (sometimes known as coarse-grained or “embarrassingly parallel”), and for teams where a single software tool (e.g., MATLAB) is the preferred technical computing environment;

3. There will emerge the notion of an interactive parallel computing platform, software that automatically and transparently links high-performance computers with many popular desktop tools. Such a platform will likely get the most traction in particularly large and complex problems requiring both fine- and coarse-grained parallelism, and in heterogeneous environments where multiple VHLLs are deployed and flexibility is key. There are several research projects underway in this area, and Star-P from Interactive Supercomputing is the first commercial product in this category.

4. Some efforts — at Sun, IBM, and elsewhere — are currently underway to develop a new computer language that may simplify programming of parallel computers. The focus of this effort is the programming of petascale-class computers, around the 2010 time frame. How broadly they are adopted will likely be inversely proportional to how “new” the new language would be in terms of usage constructs.

Once programming barriers are lowered, it is expected that many more scientists and engineers will experience parallel computing for the first time; development of custom HPC codes will take weeks or months, instead of months or years, and high-performance computers will be used just as interactively as our desktop PCs are today.

—– 

About the Author

Ilya Mirman is Vice President of Marketing at Interactive Supercomputing (ISC). Prior to joining ISC, Ilya was Vice President of Marketing at SolidWorks, a provider of mechanical design software. In this role, Ilya helped establish SolidWorks as the standard in 3D mechanical design software, used by hundreds of thousands of engineers worldwide. Prior to that, he led the product development team at Corning-Lasertron to introduce a new line of high-speed laser transmitters for the telecom industry. Ilya holds a BSME from the University of Massachusetts, an MSME from Stanford University, and an MBA from MIT's Sloan School. For more information about Interactive Supercomputing visit www.interactivesupercomputing.com.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

NCSA Industry Conference Recap – Part 1

November 13, 2019

Industry Program Director Brendan McGinty welcomed guests to the annual National Center for Supercomputing Applications (NCSA) Industry Conference, October 8-10, on the University of Illinois campus in Urbana (UIUC). One hundred seventy from 40 organizations attended the invitation-only, two-day event. Read more…

By Elizabeth Leake, STEM-Trek

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing components with Intel Xeon, AMD Epyc, IBM Power, and Arm server ch Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Help HPC Work Smarter and Accelerate Time to Insight

 

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19]

To recklessly misquote Jane Austen, it is a truth, universally acknowledged, that a company in possession of a highly complex problem must be in want of a massive technical computing cluster. Read more…

SIA Recognizes Robert Dennard with 2019 Noyce Award

November 12, 2019

If you don’t know what Dennard Scaling is, the chances are strong you don’t labor in electronics. Robert Dennard, longtime IBM researcher, inventor of the DRAM and the fellow for whom Dennard Scaling was named, is th Read more…

By John Russell

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed instances for storage workloads. The fourth-generation Azure D-series and E-series virtual machines previewed at the Rome launch in August are now generally available. Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This