Performance, Power and the Platform

By Nicole Hemsoth

February 17, 2006

Intel fellow and director of microprocessor research Shekhar Borkar recently sat down to discuss how Intel researchers plan to achieve new levels of microprocessor performance and power efficiency. In this article, Borkar explains how Intel researchers are confident about achieving a 10x improvement in MIPS (millions of instructions per second) per watt, and why Intel's platform approach is vital to that effort.

What is Intel's direction in microprocessor architecture over the next five to ten years?

We are continuing toward the vision of multi-core processors and platforms that we articulated a few years ago — what we called the “right-hand turn.” We started with multithreading that utilizes today's single-core hardware more efficiently. Now we are moving on to architectures where we use multiple processor cores on the die to provide higher and higher performance, as opposed to past trends of increasingly larger monolithic cores.

What makes Intel's platform approach different from other multiprocessor architectures, in terms of both processors and broader system-level technologies?

In our multi-core platforms, we have integrated a whole set of technologies to give the user the full user experience that he or she requires. Some of these are what we call the “*Ts” — a set of new technologies aimed at providing users with greater value and functionality in the platform. Our vision is that every technology in the platform should work together in harmony to give the final experience: a platform that is powerful, versatile, secure and reliable, affordable to own, and simple to manage.

Now a performance question: during the Fall '05 Intel Development Forum (IDF) Paul Otellini mentioned a 10x reduction in power and a 10x improvement in performance. Is this vision achievable, and if so, how do you intend to accomplish it?

It is absolutely achievable. In fact, Paul is articulating goals we identified five years ago, and we have already shown through our research how we will attain these goals. Now Paul is challenging us to make it a reality.

Here are the ingredients we need to get there. The first is to move away from using frequency alone to deliver performance, similar to what we are doing in Intel Centrino mobile technology. With Centrino, we don't talk frequency, but we do talk performance. We are delivering performance with the platform integration, without increasing power.

The second ingredient is multiplicity. Today we have multithreading and chip-level multiprocessing. Future processors will have multiple cores on the die. With the multi-core approach, you can increase your power and performance linearly, as opposed to the quadratic relationship between power and performance for larger monolithic processors. Therefore, multiple small cores have the potential to provide near-linear increases in performance with only linear increases in power (as opposed to quadratic increases in power with a large core).

But does this mean that power will increase with multiple cores? No. When we apply multiple processors to a problem, we can use that quadratic relationship between performance and power to our advantage. For example, a 15 percent drop in per-core performance can give us a 50 percent decrease in power usage. So in the future, we can double the number of processor cores on a die using processors that each have 15 percent lower performance than a larger monolithic processor, but we still greatly increase the overall processor performance, and we have cut power usage by 50 percent. So yes, I can get more performance while reducing power.

The third ingredient of the power/performance solution is what we call fixed function hardware. Using specialized hardware for specialized functions, you can get a lot more performance for the power. Let me give you an example. If you want to run some of the repetitive or enabling tasks like video processing, speech recognition, or network processing, what do we do today? We use general-purpose processors. These general-purpose processors are flexible. They can do anything, but at the expense of power. But in the future, because of Moore's Law, we can get a lot more transistors to design with. Why don't we take a budget of, say, 50 billion transistors and dedicate a few billion here and there? I can use those for fixed-function hardware. So there will be a block that does network processing here for you, here's a block that does DVD for you, and here's a block that does speech recognition. These are all fixed-function processors. All they do is the task assigned to them. They are not flexible, but they have the potential to give you very high performance at low power. And that is where active research is focused today.

So in the future, by integrating these three ingredients, a 10x increase in MIPS/watt is definitely achievable.

Do you anticipate any technology roadblocks in achieving this vision of improving performance/watt by 10x?

There are always challenges, what you call roadblocks. If there aren't any roadblocks, we don't have a job. So we have to do research to either circumvent them or move them. One roadblock that we saw 10 years ago was power, and you can see what we have done to solve the issues of power. In the future, one major challenge that we see is a reliability issue related to the circuitry.

Now by reliability, I don't mean the kind of reliability that you think about in the everyday world. Think about a transistor. When you build a transistor today, it functions for the normal lifetime of a transistor, which is about 7-10 years. In the future, as transistors become smaller and smaller, some percentage of individual transistors will stop performing to specification or they won't perform to spec for the normal period of time. A certain number will become what we call “aging” transistors. This is a hot research topic for us and for other researchers: how to design circuit architectures to circumvent the aging of the transistor.

Another example is what is called soft errors. Cosmic rays (neutrons) from outer space striking circuitry do not create any permanent damage, but they can corrupt data, hence called soft errors, as opposed to hard. As transistors become smaller, and transistor density increases, circuitry will be more prone to soft errors. We see these errors even today, but the magnitude of these errors could be much worse in the future.

These are the sorts of challenges for which we are forging ahead with full confidence and are finding solutions through research.

Intel is moving toward multi-core architectures with two, four, and eight-plus cores. How will these new multi-core architectures help manage power, and at the same time drastically improve performance?

In fact, multi-core architecture helps tremendously in managing power. If we look at the processors today, they are active for a short period of time. When you press a button on the keyboard, the processor becomes active, consumes 4-6 watts of power just for a few milliseconds while you are pressing the keys, and then goes to sleep. Today, we call this fine-grain power management. In the future, with multi-cores, we can do even finer levels of power management. Given something like eight cores, if you need only one core to do your task or to run your application, you activate only that one core, the right core. As a result, we save considerable power and reduce costs.

How will the next generation of multi-core help ensure power efficiency and improve Intel microarchitecture capabilities?

There are a few things it can do. One is more fine-grained power management, as I mentioned earlier. The second is that it can give a performance boost. Whenever the applications need maximum performance, for a very short time you have all the performance of all the cores. It's just like the turbo boost in your car. You don't run the turbo all the time when you are cruising on a highway. It's only when you want to pass another car that you use the turbo boost. It's the same thing with computing. If you need a turbo boost in your application, all the processors awaken for one millisecond, give you the performance, and then shut off. Only one processor is active. You get the best of both worlds: both high performance and low power.

With multi-cores, when you talk about fine-grain control, that assumes those cores are smaller and consume less power than today's monolithic cores?

Not necessarily. That is an active research topic today, because small is relative. How small is small? Is it Centrino small? Is it Pentium small? Is it Pentium II small, or is it Pentium 4 small? That is an active research topic: what core size do I need to get the highest performance and the lowest power within the power envelope?

How does Intel's “platformization” approach figure into the power/performance equation?

All the questions that you've asked show that devising a solution just for a microarchitecture or a circuit or software is not enough. What users need is a platform. To create a platform, you have the implementation of the microarchitecture using circuits. Those circuit designs become hardware products through manufacturing and process technology. Then this hardware technology becomes usable via the software technology.

We can't design hardware or software in a vacuum, like we did in the past. No more “I can make a really fast, super ‘C' compiler that will blow the socks off of anyone.” No, no, no. What I need to do now is to build our C compiler with a specific platform in mind. I'm going to write my kernels today to support my hardware in 2010. Then we get a usable platform that has fine-grain power management designed in: microarchitecture that will support it, circuits to implement it, and software that utilizes it.

——-

Shekhar Y. Borkar is an Intel fellow in the Corporate Technology Group and director of microprocessor research. Borkar is responsible for directing research in low-power circuits and high-speed signaling for Intel's future microprocessors. Borkar joined Intel in 1981. He worked on the design of the 8051 family of microcontrollers, the iWarp multi-computer and high-speed signaling technology for Intel supercomputers. Borkar is an adjunct faculty member of the Oregon Graduate Institute. He has published 10 articles and holds numerous patents. Borkar was born in Mumbai, India. He received a master's degree in electrical engineering from the University of Notre Dame in 1981, and masters and bachelors degrees in physics from the University of Bombay in 1979. To see a list of his patents and publications visit the Intel Web site.

Copyright (c) Intel Corporation 2006. All rights reserved. Reproduced by HPCwire with permission. This article was originally published in Intel's [email protected] Magazine.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

ABB Upgrades Produce Up to 30 Percent Energy Reduction for HPE Supercomputers

June 6, 2020

The world’s supercomputers are currently allied in a common goal: defeating COVID-19. To analyze the billions upon billions of molecules that might produce helpful therapeutics (or even a vaccine), an unimaginable amou Read more…

By Oliver Peckham

Supercomputers Take to the Solar Winds

June 5, 2020

The whims of the solar winds – charged particles flowing from the Sun’s atmosphere – can interfere with systems that are now crucial for modern life, such as satellites and GPS services – but these winds can be d Read more…

By Oliver Peckham

HPC in O&G: Deep Sea Drilling – What Happens Now   

June 4, 2020

At the beginning of March I attended the Rice Oil & Gas HPC conference in Houston. That seems a long time ago now. It’s a great event where oil and gas specialists join with compute veterans and the discussion tell Read more…

By Rosemary Francis

NCSA Wades into Post-Blue Waters Era with Delta Supercomputer

June 3, 2020

NSF has awarded the National Center for Supercomputing Applications (NCSA) $10 million for its next supercomputer - named Delta – “which will kick-start NCSA’s next generation of supercomputers post-Blue Waters,” Read more…

By John Russell

Dell Integrates Bitfusion for vHPC, GPU ‘Pools’

June 3, 2020

Dell Technologies advanced its hardware virtualization strategy to AI workloads this week with the introduction of capabilities aimed at expanding access to GPU and HPC services via its EMC, VMware and recently acquired Read more…

By George Leopold

AWS Solution Channel

Join AWS, Univa and Intel for This Informative Session!

Event Date: June 18, 2020

More enterprises than ever are turning to HPC cloud computing. Whether you’re just getting started, or more mature in your use of cloud, this HPC Cloud webinar is an excellent opportunity to gain valuable insights and knowledge to help accelerate your HPC cloud projects. Read more…

Supercomputers Streamline Prediction of Dangerous Arrhythmia

June 2, 2020

Heart arrhythmia can prove deadly, contributing to the hundreds of thousands of deaths from cardiac arrest in the U.S. every year. Unfortunately, many of those arrhythmia are induced as side effects from various medicati Read more…

By Staff report

NCSA Wades into Post-Blue Waters Era with Delta Supercomputer

June 3, 2020

NSF has awarded the National Center for Supercomputing Applications (NCSA) $10 million for its next supercomputer - named Delta – “which will kick-start NCS Read more…

By John Russell

Indiana University to Deploy Jetstream 2 Cloud with AMD, Nvidia Technology

June 2, 2020

Indiana University has been awarded a $10 million NSF grant to build ‘Jetstream 2,’ a cloud computing system that will provide 8 aggregate petaflops of comp Read more…

By Tiffany Trader

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

By Doug Black

COVID-19 HPC Consortium Expands to Europe, Reports on Research Projects

May 28, 2020

The COVID-19 HPC Consortium, a public-private effort delivering free access to HPC processing for scientists pursuing coronavirus research – some utilizing AI Read more…

By Doug Black

$100B Plan Submitted for Massive Remake and Expansion of NSF

May 27, 2020

Legislation to reshape, expand - and rename - the National Science Foundation has been submitted in both the U.S. House and Senate. The proposal, which seems to Read more…

By John Russell

IBM Boosts Deep Learning Accuracy on Memristive Chips

May 27, 2020

IBM researchers have taken another step towards making in-memory computing based on phase change (PCM) memory devices a reality. Papers in Nature and Frontiers Read more…

By John Russell

Hats Over Hearts: Remembering Rich Brueckner

May 26, 2020

HPCwire and all of the Tabor Communications family are saddened by last week’s passing of Rich Brueckner. He was the ever-optimistic man in the Red Hat presiding over the InsideHPC media portfolio for the past decade and a constant presence at HPC’s most important events. Read more…

Nvidia Q1 Earnings Top Expectations, Datacenter Revenue Breaks $1B

May 22, 2020

Nvidia’s seemingly endless roll continued in the first quarter with the company announcing blockbuster earnings that exceeded Wall Street expectations. Nvidia Read more…

By Doug Black

Supercomputer Modeling Tests How COVID-19 Spreads in Grocery Stores

April 8, 2020

In the COVID-19 era, many people are treating simple activities like getting gas or groceries with caution as they try to heed social distancing mandates and protect their own health. Still, significant uncertainty surrounds the relative risk of different activities, and conflicting information is prevalent. A team of Finnish researchers set out to address some of these uncertainties by... Read more…

By Oliver Peckham

[email protected] Turns Its Massive Crowdsourced Computer Network Against COVID-19

March 16, 2020

For gamers, fighting against a global crisis is usually pure fantasy – but now, it’s looking more like a reality. As supercomputers around the world spin up Read more…

By Oliver Peckham

[email protected] Rallies a Legion of Computers Against the Coronavirus

March 24, 2020

Last week, we highlighted [email protected], a massive, crowdsourced computer network that has turned its resources against the coronavirus pandemic sweeping the globe – but [email protected] isn’t the only game in town. The internet is buzzing with crowdsourced computing... Read more…

By Oliver Peckham

Global Supercomputing Is Mobilizing Against COVID-19

March 12, 2020

Tech has been taking some heavy losses from the coronavirus pandemic. Global supply chains have been disrupted, virtually every major tech conference taking place over the next few months has been canceled... Read more…

By Oliver Peckham

Supercomputer Simulations Reveal the Fate of the Neanderthals

May 25, 2020

For hundreds of thousands of years, neanderthals roamed the planet, eventually (almost 50,000 years ago) giving way to homo sapiens, which quickly became the do Read more…

By Oliver Peckham

DoE Expands on Role of COVID-19 Supercomputing Consortium

March 25, 2020

After announcing the launch of the COVID-19 High Performance Computing Consortium on Sunday, the Department of Energy yesterday provided more details on its sco Read more…

By John Russell

Steve Scott Lays Out HPE-Cray Blended Product Roadmap

March 11, 2020

Last week, the day before the El Capitan processor disclosures were made at HPE's new headquarters in San Jose, Steve Scott (CTO for HPC & AI at HPE, and former Cray CTO) was on-hand at the Rice Oil & Gas HPC conference in Houston. He was there to discuss the HPE-Cray transition and blended roadmap, as well as his favorite topic, Cray's eighth-gen networking technology, Slingshot. Read more…

By Tiffany Trader

Honeywell’s Big Bet on Trapped Ion Quantum Computing

April 7, 2020

Honeywell doesn’t spring to mind when thinking of quantum computing pioneers, but a decade ago the high-tech conglomerate better known for its control systems waded deliberately into the then calmer quantum computing (QC) waters. Fast forward to March when Honeywell announced plans to introduce an ion trap-based quantum computer whose ‘performance’ would... Read more…

By John Russell

Leading Solution Providers

SC 2019 Virtual Booth Video Tour

AMD
AMD
ASROCK RACK
ASROCK RACK
AWS
AWS
CEJN
CJEN
CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
IBM
IBM
MELLANOX
MELLANOX
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
SIX NINES IT
SIX NINES IT
VERNE GLOBAL
VERNE GLOBAL
WEKAIO
WEKAIO

Contributors

Tech Conferences Are Being Canceled Due to Coronavirus

March 3, 2020

Several conferences scheduled to take place in the coming weeks, including Nvidia’s GPU Technology Conference (GTC) and the Strata Data + AI conference, have Read more…

By Alex Woodie

Exascale Watch: El Capitan Will Use AMD CPUs & GPUs to Reach 2 Exaflops

March 4, 2020

HPE and its collaborators reported today that El Capitan, the forthcoming exascale supercomputer to be sited at Lawrence Livermore National Laboratory and serve Read more…

By John Russell

Cray to Provide NOAA with Two AMD-Powered Supercomputers

February 24, 2020

The United States’ National Oceanic and Atmospheric Administration (NOAA) last week announced plans for a major refresh of its operational weather forecasting supercomputers, part of a 10-year, $505.2 million program, which will secure two HPE-Cray systems for NOAA’s National Weather Service to be fielded later this year and put into production in early 2022. Read more…

By Tiffany Trader

‘Billion Molecules Against COVID-19’ Challenge to Launch with Massive Supercomputing Support

April 22, 2020

Around the world, supercomputing centers have spun up and opened their doors for COVID-19 research in what may be the most unified supercomputing effort in hist Read more…

By Oliver Peckham

15 Slides on Programming Aurora and Exascale Systems

May 7, 2020

Sometime in 2021, Aurora, the first planned U.S. exascale system, is scheduled to be fired up at Argonne National Laboratory. Cray (now HPE) and Intel are the k Read more…

By John Russell

Australian Researchers Break All-Time Internet Speed Record

May 26, 2020

If you’ve been stuck at home for the last few months, you’ve probably become more attuned to the quality (or lack thereof) of your internet connection. Even Read more…

By Oliver Peckham

Summit Supercomputer is Already Making its Mark on Science

September 20, 2018

Summit, now the fastest supercomputer in the world, is quickly making its mark in science – five of the six finalists just announced for the prestigious 2018 Read more…

By John Russell

Nvidia’s Ampere A100 GPU: Up to 2.5X the HPC, 20X the AI

May 14, 2020

Nvidia's first Ampere-based graphics card, the A100 GPU, packs a whopping 54 billion transistors on 826mm2 of silicon, making it the world's largest seven-nanom Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This