Performance, Power and the Platform

By Nicole Hemsoth

February 17, 2006

Intel fellow and director of microprocessor research Shekhar Borkar recently sat down to discuss how Intel researchers plan to achieve new levels of microprocessor performance and power efficiency. In this article, Borkar explains how Intel researchers are confident about achieving a 10x improvement in MIPS (millions of instructions per second) per watt, and why Intel's platform approach is vital to that effort.

What is Intel's direction in microprocessor architecture over the next five to ten years?

We are continuing toward the vision of multi-core processors and platforms that we articulated a few years ago — what we called the “right-hand turn.” We started with multithreading that utilizes today's single-core hardware more efficiently. Now we are moving on to architectures where we use multiple processor cores on the die to provide higher and higher performance, as opposed to past trends of increasingly larger monolithic cores.

What makes Intel's platform approach different from other multiprocessor architectures, in terms of both processors and broader system-level technologies?

In our multi-core platforms, we have integrated a whole set of technologies to give the user the full user experience that he or she requires. Some of these are what we call the “*Ts” — a set of new technologies aimed at providing users with greater value and functionality in the platform. Our vision is that every technology in the platform should work together in harmony to give the final experience: a platform that is powerful, versatile, secure and reliable, affordable to own, and simple to manage.

Now a performance question: during the Fall '05 Intel Development Forum (IDF) Paul Otellini mentioned a 10x reduction in power and a 10x improvement in performance. Is this vision achievable, and if so, how do you intend to accomplish it?

It is absolutely achievable. In fact, Paul is articulating goals we identified five years ago, and we have already shown through our research how we will attain these goals. Now Paul is challenging us to make it a reality.

Here are the ingredients we need to get there. The first is to move away from using frequency alone to deliver performance, similar to what we are doing in Intel Centrino mobile technology. With Centrino, we don't talk frequency, but we do talk performance. We are delivering performance with the platform integration, without increasing power.

The second ingredient is multiplicity. Today we have multithreading and chip-level multiprocessing. Future processors will have multiple cores on the die. With the multi-core approach, you can increase your power and performance linearly, as opposed to the quadratic relationship between power and performance for larger monolithic processors. Therefore, multiple small cores have the potential to provide near-linear increases in performance with only linear increases in power (as opposed to quadratic increases in power with a large core).

But does this mean that power will increase with multiple cores? No. When we apply multiple processors to a problem, we can use that quadratic relationship between performance and power to our advantage. For example, a 15 percent drop in per-core performance can give us a 50 percent decrease in power usage. So in the future, we can double the number of processor cores on a die using processors that each have 15 percent lower performance than a larger monolithic processor, but we still greatly increase the overall processor performance, and we have cut power usage by 50 percent. So yes, I can get more performance while reducing power.

The third ingredient of the power/performance solution is what we call fixed function hardware. Using specialized hardware for specialized functions, you can get a lot more performance for the power. Let me give you an example. If you want to run some of the repetitive or enabling tasks like video processing, speech recognition, or network processing, what do we do today? We use general-purpose processors. These general-purpose processors are flexible. They can do anything, but at the expense of power. But in the future, because of Moore's Law, we can get a lot more transistors to design with. Why don't we take a budget of, say, 50 billion transistors and dedicate a few billion here and there? I can use those for fixed-function hardware. So there will be a block that does network processing here for you, here's a block that does DVD for you, and here's a block that does speech recognition. These are all fixed-function processors. All they do is the task assigned to them. They are not flexible, but they have the potential to give you very high performance at low power. And that is where active research is focused today.

So in the future, by integrating these three ingredients, a 10x increase in MIPS/watt is definitely achievable.

Do you anticipate any technology roadblocks in achieving this vision of improving performance/watt by 10x?

There are always challenges, what you call roadblocks. If there aren't any roadblocks, we don't have a job. So we have to do research to either circumvent them or move them. One roadblock that we saw 10 years ago was power, and you can see what we have done to solve the issues of power. In the future, one major challenge that we see is a reliability issue related to the circuitry.

Now by reliability, I don't mean the kind of reliability that you think about in the everyday world. Think about a transistor. When you build a transistor today, it functions for the normal lifetime of a transistor, which is about 7-10 years. In the future, as transistors become smaller and smaller, some percentage of individual transistors will stop performing to specification or they won't perform to spec for the normal period of time. A certain number will become what we call “aging” transistors. This is a hot research topic for us and for other researchers: how to design circuit architectures to circumvent the aging of the transistor.

Another example is what is called soft errors. Cosmic rays (neutrons) from outer space striking circuitry do not create any permanent damage, but they can corrupt data, hence called soft errors, as opposed to hard. As transistors become smaller, and transistor density increases, circuitry will be more prone to soft errors. We see these errors even today, but the magnitude of these errors could be much worse in the future.

These are the sorts of challenges for which we are forging ahead with full confidence and are finding solutions through research.

Intel is moving toward multi-core architectures with two, four, and eight-plus cores. How will these new multi-core architectures help manage power, and at the same time drastically improve performance?

In fact, multi-core architecture helps tremendously in managing power. If we look at the processors today, they are active for a short period of time. When you press a button on the keyboard, the processor becomes active, consumes 4-6 watts of power just for a few milliseconds while you are pressing the keys, and then goes to sleep. Today, we call this fine-grain power management. In the future, with multi-cores, we can do even finer levels of power management. Given something like eight cores, if you need only one core to do your task or to run your application, you activate only that one core, the right core. As a result, we save considerable power and reduce costs.

How will the next generation of multi-core help ensure power efficiency and improve Intel microarchitecture capabilities?

There are a few things it can do. One is more fine-grained power management, as I mentioned earlier. The second is that it can give a performance boost. Whenever the applications need maximum performance, for a very short time you have all the performance of all the cores. It's just like the turbo boost in your car. You don't run the turbo all the time when you are cruising on a highway. It's only when you want to pass another car that you use the turbo boost. It's the same thing with computing. If you need a turbo boost in your application, all the processors awaken for one millisecond, give you the performance, and then shut off. Only one processor is active. You get the best of both worlds: both high performance and low power.

With multi-cores, when you talk about fine-grain control, that assumes those cores are smaller and consume less power than today's monolithic cores?

Not necessarily. That is an active research topic today, because small is relative. How small is small? Is it Centrino small? Is it Pentium small? Is it Pentium II small, or is it Pentium 4 small? That is an active research topic: what core size do I need to get the highest performance and the lowest power within the power envelope?

How does Intel's “platformization” approach figure into the power/performance equation?

All the questions that you've asked show that devising a solution just for a microarchitecture or a circuit or software is not enough. What users need is a platform. To create a platform, you have the implementation of the microarchitecture using circuits. Those circuit designs become hardware products through manufacturing and process technology. Then this hardware technology becomes usable via the software technology.

We can't design hardware or software in a vacuum, like we did in the past. No more “I can make a really fast, super ‘C' compiler that will blow the socks off of anyone.” No, no, no. What I need to do now is to build our C compiler with a specific platform in mind. I'm going to write my kernels today to support my hardware in 2010. Then we get a usable platform that has fine-grain power management designed in: microarchitecture that will support it, circuits to implement it, and software that utilizes it.

——-

Shekhar Y. Borkar is an Intel fellow in the Corporate Technology Group and director of microprocessor research. Borkar is responsible for directing research in low-power circuits and high-speed signaling for Intel's future microprocessors. Borkar joined Intel in 1981. He worked on the design of the 8051 family of microcontrollers, the iWarp multi-computer and high-speed signaling technology for Intel supercomputers. Borkar is an adjunct faculty member of the Oregon Graduate Institute. He has published 10 articles and holds numerous patents. Borkar was born in Mumbai, India. He received a master's degree in electrical engineering from the University of Notre Dame in 1981, and masters and bachelors degrees in physics from the University of Bombay in 1979. To see a list of his patents and publications visit the Intel Web site.

Copyright (c) Intel Corporation 2006. All rights reserved. Reproduced by HPCwire with permission. This article was originally published in Intel's [email protected] Magazine.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first planned U.S. exascale computer. Intel also provided a glimpse of Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutting for the Expo Hall opening is Monday at 6:45pm, with the Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This