The New Intel Core Microarchitecture

By Nicole Hemsoth

March 10, 2006

This week at the Intel Developer Forum (IDF), Intel has disclosed details of its forthcoming Intel Core microarchitecture, a new foundation for the company's multi-core server, desktop and mobile processors for computers later this year. The first Intel Core microarchitecture products, built on Intel's 65nm process technology, are designed to deliver higher-performing, yet more energy-efficient processors and provide capabilities such as enhanced security, virtualization and manageability for consumers and businesses.

Justin Rattner, Intel Senior Fellow and chief technology officer, explained that the Intel Core microarchitecture is the foundation for delivering greater energy-efficient performance first seen in the Intel Core Duo processor. It builds on the power-saving philosophy begun with the Mobile Intel Pentium-M processor microarchitecture and greatly expands it, incorporating many new and leading-edge innovations as well as existing Intel Pentium 4 processor technologies such as wide data pathways and streaming instructions. Intel expects processors based on the Intel Core microarchitecture, using Intel's 65nm manufacturing technology, to start shipping in the third quarter of 2006.

“The Intel Core microarchitecture is a milestone in enabling scalable performance and energy efficiency,” said Rattner. “Later this year it will fuel new dual-core processors and quad-core processors in 2007 that we expect to deliver industry leading performance and capabilities per watt. People will see systems that can be faster, smaller and quieter with longer battery life and lower electric bills.”

Features of the new microarchitecture include:

Intel Wide Dynamic Execution — Delivers more instructions per clock cycle, improving execution and energy efficiency. Every execution core is wider, allowing each core to complete up to four full instructions simultaneously using an efficient 14-stage pipeline.

Intel Intelligent Power Capability — Includes features that further reduce power consumption by intelligently powering on individual logic subsystems only when required.

Intel Advanced Smart Cache — This includes a shared L2 cache to reduce power by minimizing memory traffic and increase performance by allowing one core to utilize the entire cache when the other core is idle.

Intel Smart Memory Access — Yet another feature that improves system performance by hiding memory latency and thus optimizing the use of data bandwidth out to the memory subsystem.

Intel Advanced Digital Media Boost — Now all 128-bit SSE, SSE2 and SSE3 instructions execute within only one cycle. This effectively doubles the execution speed for these instructions which are used widely in multimedia and graphics applications.

Pat Gelsinger, senior vice president, general manager, Digital Enterprise Group, also gave a keynote presentation on how Intel will build on the Intel Core microarchitecture to deliver superior computing performance and power efficiency for PCs, servers and the core of the network infrastructure while reducing the total cost of IT ownership.

“2006 marks a year of transitions for Intel — a transition to a new process technology and a powerful new microarchitecture, along with the delivery of new platforms solving tough problems for our customers,” said Gelsinger. “This year we have a line-up of enterprise platforms and technologies that will inspire developers with opportunities and excite IT managers with critical capabilities to manage costs and run their business.”

For dual-processor servers and workstations, Intel will ship three new processors in 2006. Sossaman, an ultra-low-power processor, is scheduled to ship next week and is designed for server blades, storage devices and telecommunications equipment. Dempsey is scheduled to ship by the end of the month and is the first processor for a new Intel Xeon-based platform, codenamed Bensley. According to Intel, with the majority of its volume shipping below 100 watts, Bensley will deliver performance-per-watt leadership.

In the third quarter of 2006, Intel will update the Bensley platform with the Woodcrest processor, which will further reduce power consumption by 35 percent while delivering greater than 80 percent improvement in computing performance. Joining Gelsinger onstage was Gary Campbell, vice president and chief technology officer of Enterprise Storage and Servers for HP. Campbell outlined HP's support for the Bensley/Woodcrest platform for its server and workstation customers.

Further reinforcing Intel's near-term portfolio of leading multicore products, Gelsinger also gave developers their first public view of a running quad-core processor, codenamed Clovertown, for dual-processor servers. Clovertown is socket-compatible with the Bensley platform and is slated to ship in early 2007. It will deliver increased processing capacity and is well-suited for multi-threaded applications, such as those used in databases, financial services and supply-chain management. Additionally, the company also plans to ship a quad-core processor — codenamed Kentsfield — for high-end desktop PCs in early 2007.

In addition, Intel provided a look at the next generation of Intel Virtualization Technology (Intel VT) for enterprise servers. Server virtualization helps IT organizations streamline their infrastructure, optimize utilization, reduce total costs and improve business agility. Intel began to ship processors with Intel VT last year. Intel's next generation of virtualization, Intel Virtualization for Directed I/O (Intel VT-d), will include I/O virtualization to assign I/O devices to virtual machines, providing a more robust, higher performance platform for virtualized systems.

The company also announced the immediate availability of a specification for developers to evaluate and design future Intel VT-d supported products. Supporting this development, both Microsoft and VMware executives appeared during the keynote and announced support and collaboration on the Intel VT-d specification.

VMware CEO Diane Greene outlined plans to support Intel VT in all of its enterprise virtualization products, including ESX Server, in 2006. Today VMware supports Intel VT in its Workstation 5.5 and VMware Server products, and plans to have production support for Intel VT in the second half of 2006. The two companies are beginning broad co-marketing program to drive the adoption of server virtualization. VMware will also support Intel's latest Virtualization Technology, VT-d in 2007.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Mira Supercomputer Enables Cancer Research Breakthrough

November 11, 2019

Dynamic partial-wave spectroscopic (PWS) microscopy allows researchers to observe intracellular structures as small as 20 nanometers – smaller than those visible by optical microscopes – in three dimensions at a mill Read more…

By Staff report

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quantum annealing) – ion trap technology is edging into the QC Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researcher Read more…

By Jan Rowell

What’s New in HPC Research: Cosmic Magnetism, Cryptanalysis, Car Navigation & More

November 8, 2019

In this bimonthly feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

By Oliver Peckham

Machine Learning Fuels a Booming HPC Market

November 7, 2019

Enterprise infrastructure investments for training machine learning models have grown more than 50 percent annually over the past two years, and are expected to shortly surpass $10 billion, according to a new market fore Read more…

By George Leopold

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Atom by Atom, Supercomputers Shed Light on Alloys

November 7, 2019

Alloys are at the heart of human civilization, but developing alloys in the Information Age is much different than it was in the Bronze Age. Trial-by-error smelting has given way to the use of high-performance computing Read more…

By Oliver Peckham

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. Th Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed ins Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Spending Spree: Hyperscalers Bought $57B of IT in 2018, $10B+ by Google – But Is Cloud on Horizon?

October 31, 2019

Hyperscalers are the masters of the IT universe, gravitational centers of increasing pull in the emerging age of data-driven compute and AI.  In the high-stake Read more…

By Doug Black

Cray Debuts ClusterStor E1000 Finishing Remake of Portfolio for ‘Exascale Era’

October 30, 2019

Cray, now owned by HPE, today introduced the ClusterStor E1000 storage platform, which leverages Cray software and mixes hard disk drives (HDD) and flash memory Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This