Nanoelectronics Research Puts a New Spin on Things

By Nicole Hemsoth

March 17, 2006

The UCLA Henry Samueli School of Engineering and Applied Science; the University of California, Santa Barbara; the University of California, Berkeley; and Stanford are teaming up to launch what will be one of the world's largest joint research programs focusing on the pioneering technology called “spintronics.”

The Western Institute of Nanoelectronics' headquarters will be located at UCLA Engineering, with scientific and technical responsibility distributed across all four campuses.

UCLA Engineering professor Kang Wang will serve as the director of the institute, working closely with professors David Awschalom at UC Santa Barbara, Jeff Bokor at UC Berkeley and Philip Wong at Stanford. All of the nearly 30 eminent researchers taking part in the institute will explore critically needed innovations in semiconductor technology. The program will be co-managed by the four participating campuses and semiconductor industry sponsors, with nearly 10 researchers from semiconductor companies working with the students and faculty on all of the university campuses. This close collaboration, with research and responsibilities shared by four campuses and six industry sponsors, represents an innovative model for cooperative research.

“With this new institute, we are talking about an unprecedented opportunity to help define a technology that can exploit the idiosyncrasies of the quantum world to provide key improvements over existing technologies,” Wang said. “As rapid progress in the miniaturization of semiconductor electronic devices leads toward chip features smaller than 65 nanometers in size, researchers have had to begin exploring new ways to make electronics more efficient. Simply put, today's devices, which are based on complementary metal oxide semiconductor standards, or CMOS, can't get much smaller and still function properly and effectively. That's where spintronics comes in.”

The Western Institute of Nanoelectronics has been organized to leverage what are now considered the best interdisciplinary talents in the field of nanoelectronics in the world. The institute's mission is to explore and develop advanced research devices, circuits and nanosystems with performance beyond conventional devices, which are based on the current industry standard, complementary metal oxide semiconductors.

“UCLA prides itself on research discoveries that enhance the quality of life, so we're especially pleased to host the Western Institute of Nanoelectronics,” UCLA Chancellor Albert Carnesale said. “This program will build on UCLA's interdisciplinary approach and the strengths of the Henry Samueli School of Engineering and UCLA's California NanoSystems Institute to create knowledge and benefit the economy and society.”

“We're delighted to be a leader in this important joint effort, and to establish the Western Institute of Nanoelectronics here at UCLA Engineering,” Dean Vijay K. Dhir said. “Nanotechnology is one of the critical areas in which we must make new strides if our country is to remain a competitor in the semiconductor industry.”

Ranked among the top 10 engineering schools among public universities nationwide, the UCLA Henry Samueli School of Engineering and Applied Science is home to six multimillion dollar interdisciplinary research centers in space exploration, wireless sensor systems, nanomanufacturing and defense technologies, funded by top national and professional agencies.

Spintronics relies on the spin of an electron to carry information, and holds the promise of minimizing power consumption for next-generation electronics. Information-processing technology has relied so far on charge-based devices, ranging from vacuum tubes to million transistor microchips. Conventional electronic devices simply move these electric charges around, ignoring the spin that tags along for the ride on each electron. Spintronics aims to put that extra spin action to work — effectively corralling electrons into one smooth reactive chain of motion.

The Western Institute of Nanoelectronics is being established with starting grants of $18.2 million: an industrial support total of $14.38 million and a matching $3.84 million UC Discovery Grant from the Industry-University Cooperative Research Program, which seeks to strengthen California's research-and-development economy in partnership with California research and development companies. The $18.2 million includes $2.38 million from a Nanoelectronics Research Initiative grant funded by six major semiconductor companies — Intel, IBM, Texas Instruments, AMD, Freescale and MICRON. The amount also includes an additional Intel grant of $2 million. The institute also will receive a separate $10 million equipment grant from Intel. These grants will ensure that long-range research is properly resourced to address the needs for semiconductor technologies beyond complementary metal oxide semiconductors. Funds will be distributed over a four-year period. Infrastructure and personnel support from the participating universities are estimated to exceed $200 million.

Hans Coufal, director of the Nanoelectronics Research Corp., which has been chartered to implement the Nanoelectronics Research Initiative, said, “The participating companies are delighted to closely engage with some of the best scientists in this field and to provide support for their research towards the common objective, to extend Moore's Law for many more years to come.”

(Gordon Moore, one of Intel's founders, predicted in 1965 that innovative research would allow for a doubling of the number of transistors in a given space every year. In 1975, he adjusted this prediction to a doubling every two years.)

A portion of the Western Institute of Nanoelectronics will be housed in a new 3,000 square foot laboratory within the brand-new California NanoSystems Institute building currently under construction on UCLA's Court of Sciences, strategically located amid UCLA's life and physical sciences, engineering, and medicine disciplines.

The Western Institute of Nanoelectronics also will use new infrastructures and laboratories of all the participating universities, including the California NanoSystems Institute of UCLA and UC Santa Barbara, the Center for Information Technology Research in the Interest of Society of UC Berkeley, and the National Nanotechnology Infrastructure Network of Stanford University.

Intel fellow Paolo Gargini, director of technology strategy and chair of the Nanoelectronics Research Initiative Governing Council said, “The long-standing partnerships that Intel has with California's great institutions of higher learning and research made it logical to team up with them in this new consortium, to establish a West Coast platform for exploratory science feeding into industry research and development. It is critical that we look farther out in such research to lay the groundwork for continuing Moore's Law, which is the foundation for the robust growth of our industry and the key role it plays in the economies of California and our nation. We appreciate the universities dedicating their pre-eminent intellectual capital and facilities to the effort, and the support of UC Discovery in helping to address the funding required to maintain leadership in semiconductor technology and manufacturing.”

On behalf of UC Discovery Grants, Susanne L. Huttner, associate vice provost for research and the executive director of the Industry-University Cooperative Research Program at the University of California, said, “The Western Institute for Nanotechnology takes California another big step ahead of the competition in other states. The joint investment we are making with companies doing research and development in California and the Nanoelectronics Research Corp. is positioning the state for world leadership in emerging markets for nanoscale materials and devices.”

—–

Source : University of California, Los Angeles

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Hyperion: AI-driven HPC Industry Continues to Push Growth Projections

November 21, 2019

Three major forces – AI, cloud and exascale – are combining to raise the HPC industry to heights exceeding expectations. According to market study results released this week by Hyperion Research at SC19 in Denver, Read more…

By Doug Black

At SC19: Bespoke Supercomputing for Climate and Weather

November 20, 2019

Weather and climate applications are some of the most important uses of HPC – a good model can save lives, as well as billions of dollars. But many weather and climate models struggle to run efficiently in their HPC en Read more…

By Oliver Peckham

Microsoft, Nvidia Launch Cloud HPC Service

November 20, 2019

Nvidia and Microsoft have joined forces to offer a cloud HPC capability based on the GPU vendor’s V100 Tensor Core chips linked via an InfiniBand network scaling up to 800 graphics processors. The partners announced Read more…

By George Leopold

Hazra Retiring from Intel Data Center Group, Successor Not Known

November 20, 2019

Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Government Group, is retiring after more than 24 years at the company. At this writing, his successor is unknown. An earlier story on... Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU-accelerated computing. In recent years, AI has joined the s Read more…

By John Russell

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

SC19 Student Cluster Competition: Know Your Teams

November 19, 2019

I’m typing this live from Denver, the location of the 2019 Student Cluster Competition… and, oh yeah, the annual SC conference too. The attendance this year should be north of 13,000 people, with the majority attende Read more…

By Dan Olds

Hyperion: AI-driven HPC Industry Continues to Push Growth Projections

November 21, 2019

Three major forces – AI, cloud and exascale – are combining to raise the HPC industry to heights exceeding expectations. According to market study results r Read more…

By Doug Black

At SC19: Bespoke Supercomputing for Climate and Weather

November 20, 2019

Weather and climate applications are some of the most important uses of HPC – a good model can save lives, as well as billions of dollars. But many weather an Read more…

By Oliver Peckham

Hazra Retiring from Intel Data Center Group, Successor Not Known

November 20, 2019

Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Government Group, is retiring after more than 24 years at the company. At this writing, his successor is unknown. An earlier story on... Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU Read more…

By John Russell

Top500: US Maintains Performance Lead; Arm Tops Green500

November 18, 2019

The 54th Top500, revealed today at SC19, is a familiar list: the U.S. Summit (ORNL) and Sierra (LLNL) machines, offering 148.6 and 94.6 petaflops respectively, Read more…

By Tiffany Trader

ScaleMatrix and Nvidia Launch ‘Deploy Anywhere’ DGX HPC and AI in a Controlled Enclosure

November 18, 2019

HPC and AI in a phone booth: ScaleMatrix and Nvidia announced today at the SC19 conference in Denver a joint offering that puts up to 13 petaflops of Nvidia DGX Read more…

By Doug Black

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This