Nanoelectronics Research Puts a New Spin on Things

By Nicole Hemsoth

March 17, 2006

The UCLA Henry Samueli School of Engineering and Applied Science; the University of California, Santa Barbara; the University of California, Berkeley; and Stanford are teaming up to launch what will be one of the world's largest joint research programs focusing on the pioneering technology called “spintronics.”

The Western Institute of Nanoelectronics' headquarters will be located at UCLA Engineering, with scientific and technical responsibility distributed across all four campuses.

UCLA Engineering professor Kang Wang will serve as the director of the institute, working closely with professors David Awschalom at UC Santa Barbara, Jeff Bokor at UC Berkeley and Philip Wong at Stanford. All of the nearly 30 eminent researchers taking part in the institute will explore critically needed innovations in semiconductor technology. The program will be co-managed by the four participating campuses and semiconductor industry sponsors, with nearly 10 researchers from semiconductor companies working with the students and faculty on all of the university campuses. This close collaboration, with research and responsibilities shared by four campuses and six industry sponsors, represents an innovative model for cooperative research.

“With this new institute, we are talking about an unprecedented opportunity to help define a technology that can exploit the idiosyncrasies of the quantum world to provide key improvements over existing technologies,” Wang said. “As rapid progress in the miniaturization of semiconductor electronic devices leads toward chip features smaller than 65 nanometers in size, researchers have had to begin exploring new ways to make electronics more efficient. Simply put, today's devices, which are based on complementary metal oxide semiconductor standards, or CMOS, can't get much smaller and still function properly and effectively. That's where spintronics comes in.”

The Western Institute of Nanoelectronics has been organized to leverage what are now considered the best interdisciplinary talents in the field of nanoelectronics in the world. The institute's mission is to explore and develop advanced research devices, circuits and nanosystems with performance beyond conventional devices, which are based on the current industry standard, complementary metal oxide semiconductors.

“UCLA prides itself on research discoveries that enhance the quality of life, so we're especially pleased to host the Western Institute of Nanoelectronics,” UCLA Chancellor Albert Carnesale said. “This program will build on UCLA's interdisciplinary approach and the strengths of the Henry Samueli School of Engineering and UCLA's California NanoSystems Institute to create knowledge and benefit the economy and society.”

“We're delighted to be a leader in this important joint effort, and to establish the Western Institute of Nanoelectronics here at UCLA Engineering,” Dean Vijay K. Dhir said. “Nanotechnology is one of the critical areas in which we must make new strides if our country is to remain a competitor in the semiconductor industry.”

Ranked among the top 10 engineering schools among public universities nationwide, the UCLA Henry Samueli School of Engineering and Applied Science is home to six multimillion dollar interdisciplinary research centers in space exploration, wireless sensor systems, nanomanufacturing and defense technologies, funded by top national and professional agencies.

Spintronics relies on the spin of an electron to carry information, and holds the promise of minimizing power consumption for next-generation electronics. Information-processing technology has relied so far on charge-based devices, ranging from vacuum tubes to million transistor microchips. Conventional electronic devices simply move these electric charges around, ignoring the spin that tags along for the ride on each electron. Spintronics aims to put that extra spin action to work — effectively corralling electrons into one smooth reactive chain of motion.

The Western Institute of Nanoelectronics is being established with starting grants of $18.2 million: an industrial support total of $14.38 million and a matching $3.84 million UC Discovery Grant from the Industry-University Cooperative Research Program, which seeks to strengthen California's research-and-development economy in partnership with California research and development companies. The $18.2 million includes $2.38 million from a Nanoelectronics Research Initiative grant funded by six major semiconductor companies — Intel, IBM, Texas Instruments, AMD, Freescale and MICRON. The amount also includes an additional Intel grant of $2 million. The institute also will receive a separate $10 million equipment grant from Intel. These grants will ensure that long-range research is properly resourced to address the needs for semiconductor technologies beyond complementary metal oxide semiconductors. Funds will be distributed over a four-year period. Infrastructure and personnel support from the participating universities are estimated to exceed $200 million.

Hans Coufal, director of the Nanoelectronics Research Corp., which has been chartered to implement the Nanoelectronics Research Initiative, said, “The participating companies are delighted to closely engage with some of the best scientists in this field and to provide support for their research towards the common objective, to extend Moore's Law for many more years to come.”

(Gordon Moore, one of Intel's founders, predicted in 1965 that innovative research would allow for a doubling of the number of transistors in a given space every year. In 1975, he adjusted this prediction to a doubling every two years.)

A portion of the Western Institute of Nanoelectronics will be housed in a new 3,000 square foot laboratory within the brand-new California NanoSystems Institute building currently under construction on UCLA's Court of Sciences, strategically located amid UCLA's life and physical sciences, engineering, and medicine disciplines.

The Western Institute of Nanoelectronics also will use new infrastructures and laboratories of all the participating universities, including the California NanoSystems Institute of UCLA and UC Santa Barbara, the Center for Information Technology Research in the Interest of Society of UC Berkeley, and the National Nanotechnology Infrastructure Network of Stanford University.

Intel fellow Paolo Gargini, director of technology strategy and chair of the Nanoelectronics Research Initiative Governing Council said, “The long-standing partnerships that Intel has with California's great institutions of higher learning and research made it logical to team up with them in this new consortium, to establish a West Coast platform for exploratory science feeding into industry research and development. It is critical that we look farther out in such research to lay the groundwork for continuing Moore's Law, which is the foundation for the robust growth of our industry and the key role it plays in the economies of California and our nation. We appreciate the universities dedicating their pre-eminent intellectual capital and facilities to the effort, and the support of UC Discovery in helping to address the funding required to maintain leadership in semiconductor technology and manufacturing.”

On behalf of UC Discovery Grants, Susanne L. Huttner, associate vice provost for research and the executive director of the Industry-University Cooperative Research Program at the University of California, said, “The Western Institute for Nanotechnology takes California another big step ahead of the competition in other states. The joint investment we are making with companies doing research and development in California and the Nanoelectronics Research Corp. is positioning the state for world leadership in emerging markets for nanoscale materials and devices.”

—–

Source : University of California, Los Angeles

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Empowering High-Performance Computing for Artificial Intelligence

April 19, 2024

Artificial intelligence (AI) presents some of the most challenging demands in information technology, especially concerning computing power and data movement. As a result of these challenges, high-performance computing Read more…

Kathy Yelick on Post-Exascale Challenges

April 18, 2024

With the exascale era underway, the HPC community is already turning its attention to zettascale computing, the next of the 1,000-fold performance leaps that have occurred about once a decade. With this in mind, the ISC Read more…

2024 Winter Classic: Texas Two Step

April 18, 2024

Texas Tech University. Their middle name is ‘tech’, so it’s no surprise that they’ve been fielding not one, but two teams in the last three Winter Classic cluster competitions. Their teams, dubbed Matador and Red Read more…

2024 Winter Classic: The Return of Team Fayetteville

April 18, 2024

Hailing from Fayetteville, NC, Fayetteville State University stayed under the radar in their first Winter Classic competition in 2022. Solid students for sure, but not a lot of HPC experience. All good. They didn’t Read more…

Software Specialist Horizon Quantum to Build First-of-a-Kind Hardware Testbed

April 18, 2024

Horizon Quantum Computing, a Singapore-based quantum software start-up, announced today it would build its own testbed of quantum computers, starting with use of Rigetti’s Novera 9-qubit QPU. The approach by a quantum Read more…

2024 Winter Classic: Meet Team Morehouse

April 17, 2024

Morehouse College? The university is well-known for their long list of illustrious graduates, the rigor of their academics, and the quality of the instruction. They were one of the first schools to sign up for the Winter Read more…

Kathy Yelick on Post-Exascale Challenges

April 18, 2024

With the exascale era underway, the HPC community is already turning its attention to zettascale computing, the next of the 1,000-fold performance leaps that ha Read more…

Software Specialist Horizon Quantum to Build First-of-a-Kind Hardware Testbed

April 18, 2024

Horizon Quantum Computing, a Singapore-based quantum software start-up, announced today it would build its own testbed of quantum computers, starting with use o Read more…

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pre Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Instit Read more…

Intel’s Vision Advantage: Chips Are Available Off-the-Shelf

April 11, 2024

The chip market is facing a crisis: chip development is now concentrated in the hands of the few. A confluence of events this week reminded us how few chips Read more…

The VC View: Quantonation’s Deep Dive into Funding Quantum Start-ups

April 11, 2024

Yesterday Quantonation — which promotes itself as a one-of-a-kind venture capital (VC) company specializing in quantum science and deep physics  — announce Read more…

Nvidia’s GTC Is the New Intel IDF

April 9, 2024

After many years, Nvidia's GPU Technology Conference (GTC) was back in person and has become the conference for those who care about semiconductors and AI. I Read more…

Google Announces Homegrown ARM-based CPUs 

April 9, 2024

Google sprang a surprise at the ongoing Google Next Cloud conference by introducing its own ARM-based CPU called Axion, which will be offered to customers in it Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Leading Solution Providers

Contributors

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Eyes on the Quantum Prize – D-Wave Says its Time is Now

January 30, 2024

Early quantum computing pioneer D-Wave again asserted – that at least for D-Wave – the commercial quantum era has begun. Speaking at its first in-person Ana Read more…

GenAI Having Major Impact on Data Culture, Survey Says

February 21, 2024

While 2023 was the year of GenAI, the adoption rates for GenAI did not match expectations. Most organizations are continuing to invest in GenAI but are yet to Read more…

The GenAI Datacenter Squeeze Is Here

February 1, 2024

The immediate effect of the GenAI GPU Squeeze was to reduce availability, either direct purchase or cloud access, increase cost, and push demand through the roof. A secondary issue has been developing over the last several years. Even though your organization secured several racks... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire