Facing the Multi-Core Fear Factor

By Thomas Sterling

March 31, 2006

The continuing opportunity presented by semiconductor technology trends characterized by Moore's Law also imposes significant challenges to processor, system, and software designers. The point of diminishing returns has been reached in the exploitation of logic complexity in processor design, and this, combined with severe problems related to power consumption, has forced the industry to embrace the strategy of integrated multiple processor cores on a single die. This “multi-core” methodology is a dramatic shift from prior conventional practices. For the first time it demands that the mainstream software community engage in parallel processing, which until now was reserved for the rarefied field of supercomputing. The scientific and technical computing arena, which has for a long time relied on commodity components as a mainstay of their very large systems, must also address the new challenges of the multi-core era. With the aggravation of the memory wall and the increased dependency on application parallelism, effective use of multi-core technology for high performance computing is threatened by the complacency of backwards looking conventional practices. After more than a decade, a new paradigm for systems designers and application programmers may be required if further advances in HPC capability is to be sustained through the end of Moore's Law and the realization of nanoscale technology.

Historically, every major technology advance, when applied to high-end computing, and sometimes to mainstream commercial grade computing as well, has invoked a corresponding and complementary innovation in computer architecture and the underlying model of computation that it supports. These mutually synergistic changes were motivated by the need to exploit the opportunities afforded by the technologies, while mitigating their intrinsic limitations. Examples include vector computing in the 70's and array processing in the 80's, both of which use the SIMD model, and microprocessor-based MPP and cluster computing in the 90's, using message-passing. Since that last transition, technology has advanced by two orders of magnitude, according to at least one metric, now culminating in this leap to multi-core. The difficulties being faced by system designers and applications programmers have increased measurably, yet the old methods have continued to be employed, if stretched to the limit and beyond.

Is it time for the HPC community to embrace a new model of computation, one that addresses the challenges of the new technology while harnessing its opportunities? There are strong reasons why the vendor producers and the government consumers would prefer to avoid such a move. Often cited are investment in legacy codes, the need to leverage mainstream COTS technologies, and the costs of training those transitioning to a new paradigm. Also identified as objections are the host of failed (not adopted) models and architectures of the past. But this is different. The challenge does not belong uniquely to a fringe domain of HPC geeks, but rather to the entire industry. Parallelism is here. The memory wall is a barrier to everyone, and the future will be shared by scientist and commercial user alike.

What might such a model look like, even if we as a community were prepared to take such a bold step to recover the one to three orders of magnitude improvement potential of the raw technology? Like the previous process that brought us such models as MPI and OpenMP, now both widely used, it would have to address the critical challenges that motivate the move in the first place, and probably benefit from long-term experience by the research community in alternate techniques not yet embodied in mainstream practice. The critical problems faced now and in the past for effective parallel computing, including the use of multi-core are:

  • Latency – the number of cycles to a remote resource like local main memory (hundreds of cycles) or distributed nodes (thousands of cycles),
  • Overhead – the amount of work (again measured in cycles) to manage the parallelism and (through an Amdahl argument) determine the granularity and therefore the amount of parallelism that can be effectively exploited,
  • Contention – the delay time due to insufficient throughput such as chip pin or memory bandwidth, and
  • Starvation – the lack of useful work to be performed by the multiple cores either because there is not enough user parallelism due to poor load balancing.

One possible model that addresses these and synthesizes a number of complementing techniques developed by researchers over a decade or more — in some cases more than two decades — is being considered by researchers at Louisiana State University, the University of Delaware, and other institutions and is based on replacing the dominant Communicating Sequential Processes technique (message passing) with message-driven, split-phase, multi-threaded transaction processing, incorporating local synchronization primitives (e.g., the futures construct) and employing memory accelerator co-processor support. That's a lot of buzzwords but it amounts to a strategy that hides latency, exposes more parallelism and attacks the memory wall. For the sake of a name and in order to avoid such awkward phrases as above, we refer to this strategy as “ParalleX”, which is under development by the collaborating universities. ParalleX is not the simple solution that everyone would like (i.e. “the silver bullet”) just requiring a few changes to software to make everything alright. But ParalleX does suggest a comprehensive conceptual framework to consider the space of choices including some software techniques that could improve the use of large-scale distributed systems; techniques that have been pursued before, such as the UC Berkeley work in Active Messages a decade ago. More likely, ParalleX, if proven useful through future simulation studies, will provide a set of governing principles for a new generation of hardware and software systems that would enable effective use of future multi-core based computing.

The key concepts upon which ParalleX is based includes the following:

    1.  Multi granularity multithreading
    2.  Split-phase transactions
    3.  Prestaging
    4.  Global but hierarchical name spaces
    5.  Fine-grain event driven synchronization
    6.  Message-driven computing
    7.  In-memory synchronization

It is beyond the scope of these brief comments to describe ParalleX in any detail. It should be noted that every one of the above ideas is represented in some form in prior art. ParalleX as a synthesis of these may be original, but the basic semantics taken individually are not. Nonetheless, with respect to conventional practices, these techniques, if applied, would provide a new execution model permitting a new generation of hardware architecture, compilation methods, and runtime services for substantially greater efficiency across a broader range of application classes, while effectively exploiting the basic concept of multi-core component structures.

The impact on architecture may be significant but need not be disruptive. Augmenting the multi-core components with co-processors to facilitate both the message-driven computing event handling and multithreading scheduling, as well as the task data prestaging, could go along way in reducing the overhead for split-phase transaction processing, thus hiding the system-wide latency and local main memory latency. Adding processing in memory, perhaps in the external L3 cache, which is often DRAM technology or in the main memory itself, would greatly reduce the average access time to data for low temporal locality computation, the kind that is particularly ill-suited to conventional cache hierarchies. The use of in-memory fine-grain synchronization eliminates the need for global barriers and the inefficiencies that they impose, while exposing massive data parallelism for sparse irregular and time varying data structures. And global name space that doesn't assume cache coherency, and the costs (time and power) that that implies, but permits a copy semantics where specifically required (location consistency), may yield the best compromise between the two extremes.

ParalleX may not be the right model, but as a focus for discussion it exemplifies the strategic question of if and when the community once again moves forward to adapt system architecture structures to make best use of technology advances through the powerful conceptual medium of a new model of computation. It also identifies many of the critical challenges that any such model must address and suggests a number of promising techniques that could be employed to meet these challenges. While there is much resistance to change, and for good reasons, historically we have already done so. Perhaps, with the advent of widespread multi-core commercial components, it is time for the community to address the multi-core fear factors and begin the process towards the next paradigm of parallel computing and application programming.

—–

Thomas Sterling is a Professor of Computer Science at Louisiana State University, a Faculty Associate at California Institute of Technology, and a Visiting Distinguished Scientist at Oak Ridge National Laboratory. He received his Ph.D as a Hertz Fellow from MIT in 1984. Thomas is probably best known as the “father” of Beowulf clusters and for his research on Petaflops computing architecture. He was one of several researchers to receive the Gordon Bell Prize for this work on Beowulf 1997. In 1996, he started the inter-disciplinary HTMT project to conduct a detailed point design study of an innovative Petaflops architecture. He currently leads the MIND memory accelerator architecture project for scalable data-intensive computing and is an investigator on the DOE sponsored Fast-OS Project to develop a new generation of configurable light-weight parallel runtime software system. Thomas is co-author of five books and holds six patents.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

OpenPOWER Reboot – New Director, New Silicon Partners, Leveraging Linux Foundation Connections

July 2, 2020

Earlier this week the OpenPOWER Foundation announced the contribution of IBM’s A21 Power processor core design to the open source community. Roughly this time last year, IBM announced open sourcing its Power instructio Read more…

By John Russell

HPC Career Notes: July 2020 Edition

July 1, 2020

In this monthly feature, we'll keep you up-to-date on the latest career developments for individuals in the high-performance computing community. Whether it's a promotion, new company hire, or even an accolade, we've got Read more…

By Mariana Iriarte

Supercomputers Enable Radical, Promising New COVID-19 Drug Development Approach

July 1, 2020

Around the world, innumerable supercomputers are sifting through billions of molecules in a desperate search for a viable therapeutic to treat COVID-19. Those molecules are pulled from enormous databases of known compoun Read more…

By Oliver Peckham

HPC-Powered Simulations Reveal a Looming Climatic Threat to Vital Monsoon Seasons

June 30, 2020

As June draws to a close, eyes are turning to the latter half of the year – and with it, the monsoon and hurricane seasons that can prove vital or devastating for many of the world’s coastal communities. Now, climate Read more…

By Oliver Peckham

Hyperion Forecast – Headwinds in 2020 Won’t Stifle Cloud HPC Adoption or Arm’s Rise

June 30, 2020

The semiannual taking of HPC’s pulse by Hyperion Research – late fall at SC and early summer at ISC – is a much-watched indicator of things come. This year is no different though the conversion of ISC to a digital Read more…

By John Russell

AWS Solution Channel

Maxar Builds HPC on AWS to Deliver Forecasts 58% Faster Than Weather Supercomputer

When weather threatens drilling rigs, refineries, and other energy facilities, oil and gas companies want to move fast to protect personnel and equipment. And for firms that trade commodity shares in oil, precious metals, crops, and livestock, the weather can significantly impact their buy-sell decisions. Read more…

Intel® HPC + AI Pavilion

Supercomputing the Pandemic: Scientific Community Tackles COVID-19 from Multiple Perspectives

Since their inception, supercomputers have taken on the biggest, most complex, and most data-intensive computing challenges—from confirming Einstein’s theories about gravitational waves to predicting the impacts of climate change. Read more…

What’s New in HPC Research: Mosquitoes, [email protected], the Last Journey & More

June 29, 2020

In this bimonthly feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

By Oliver Peckham

OpenPOWER Reboot – New Director, New Silicon Partners, Leveraging Linux Foundation Connections

July 2, 2020

Earlier this week the OpenPOWER Foundation announced the contribution of IBM’s A21 Power processor core design to the open source community. Roughly this time Read more…

By John Russell

Hyperion Forecast – Headwinds in 2020 Won’t Stifle Cloud HPC Adoption or Arm’s Rise

June 30, 2020

The semiannual taking of HPC’s pulse by Hyperion Research – late fall at SC and early summer at ISC – is a much-watched indicator of things come. This yea Read more…

By John Russell

Racism and HPC: a Special Podcast

June 29, 2020

Promoting greater diversity in HPC is a much-discussed goal and ostensibly a long-sought goal in HPC. Yet it seems clear HPC is far from achieving this goal. Re Read more…

Top500 Trends: Movement on Top, but Record Low Turnover

June 25, 2020

The 55th installment of the Top500 list saw strong activity in the leadership segment with four new systems in the top ten and a crowning achievement from the f Read more…

By Tiffany Trader

ISC 2020 Keynote: Hope for the Future, Praise for Fugaku and HPC’s Pandemic Response

June 24, 2020

In stark contrast to past years Thomas Sterling’s ISC20 keynote today struck a more somber note with the COVID-19 pandemic as the central character in Sterling’s annual review of worldwide trends in HPC. Better known for his engaging manner and occasional willingness to poke prickly egos, Sterling instead strode through the numbing statistics associated... Read more…

By John Russell

ISC 2020’s Student Cluster Competition Winners Announced

June 24, 2020

Normally, the Student Cluster Competition involves teams of students building real computing clusters on the show floors of major supercomputer conferences and Read more…

By Oliver Peckham

Hoefler’s Whirlwind ISC20 Virtual Tour of ML Trends in 9 Slides

June 23, 2020

The ISC20 experience this year via livestreaming and pre-recordings is interesting and perhaps a bit odd. That said presenters’ efforts to condense their comments makes for economic use of your time. Torsten Hoefler’s whirlwind 12-minute tour of ML is a great example. Hoefler, leader of the planned ISC20 Machine Learning... Read more…

By John Russell

At ISC, the Fight Against COVID-19 Took the Stage – and Yes, Fugaku Was There

June 23, 2020

With over nine million infected and nearly half a million dead, the COVID-19 pandemic has seized the world’s attention for several months. It has also dominat Read more…

By Oliver Peckham

Supercomputer Modeling Tests How COVID-19 Spreads in Grocery Stores

April 8, 2020

In the COVID-19 era, many people are treating simple activities like getting gas or groceries with caution as they try to heed social distancing mandates and protect their own health. Still, significant uncertainty surrounds the relative risk of different activities, and conflicting information is prevalent. A team of Finnish researchers set out to address some of these uncertainties by... Read more…

By Oliver Peckham

[email protected] Turns Its Massive Crowdsourced Computer Network Against COVID-19

March 16, 2020

For gamers, fighting against a global crisis is usually pure fantasy – but now, it’s looking more like a reality. As supercomputers around the world spin up Read more…

By Oliver Peckham

[email protected] Rallies a Legion of Computers Against the Coronavirus

March 24, 2020

Last week, we highlighted [email protected], a massive, crowdsourced computer network that has turned its resources against the coronavirus pandemic sweeping the globe – but [email protected] isn’t the only game in town. The internet is buzzing with crowdsourced computing... Read more…

By Oliver Peckham

Global Supercomputing Is Mobilizing Against COVID-19

March 12, 2020

Tech has been taking some heavy losses from the coronavirus pandemic. Global supply chains have been disrupted, virtually every major tech conference taking place over the next few months has been canceled... Read more…

By Oliver Peckham

Supercomputer Simulations Reveal the Fate of the Neanderthals

May 25, 2020

For hundreds of thousands of years, neanderthals roamed the planet, eventually (almost 50,000 years ago) giving way to homo sapiens, which quickly became the do Read more…

By Oliver Peckham

DoE Expands on Role of COVID-19 Supercomputing Consortium

March 25, 2020

After announcing the launch of the COVID-19 High Performance Computing Consortium on Sunday, the Department of Energy yesterday provided more details on its sco Read more…

By John Russell

Steve Scott Lays Out HPE-Cray Blended Product Roadmap

March 11, 2020

Last week, the day before the El Capitan processor disclosures were made at HPE's new headquarters in San Jose, Steve Scott (CTO for HPC & AI at HPE, and former Cray CTO) was on-hand at the Rice Oil & Gas HPC conference in Houston. He was there to discuss the HPE-Cray transition and blended roadmap, as well as his favorite topic, Cray's eighth-gen networking technology, Slingshot. Read more…

By Tiffany Trader

Honeywell’s Big Bet on Trapped Ion Quantum Computing

April 7, 2020

Honeywell doesn’t spring to mind when thinking of quantum computing pioneers, but a decade ago the high-tech conglomerate better known for its control systems waded deliberately into the then calmer quantum computing (QC) waters. Fast forward to March when Honeywell announced plans to introduce an ion trap-based quantum computer whose ‘performance’ would... Read more…

By John Russell

Leading Solution Providers

Contributors

Neocortex Will Be First-of-Its-Kind 800,000-Core AI Supercomputer

June 9, 2020

Pittsburgh Supercomputing Center (PSC - a joint research organization of Carnegie Mellon University and the University of Pittsburgh) has won a $5 million award Read more…

By Tiffany Trader

‘Billion Molecules Against COVID-19’ Challenge to Launch with Massive Supercomputing Support

April 22, 2020

Around the world, supercomputing centers have spun up and opened their doors for COVID-19 research in what may be the most unified supercomputing effort in hist Read more…

By Oliver Peckham

Australian Researchers Break All-Time Internet Speed Record

May 26, 2020

If you’ve been stuck at home for the last few months, you’ve probably become more attuned to the quality (or lack thereof) of your internet connection. Even Read more…

By Oliver Peckham

15 Slides on Programming Aurora and Exascale Systems

May 7, 2020

Sometime in 2021, Aurora, the first planned U.S. exascale system, is scheduled to be fired up at Argonne National Laboratory. Cray (now HPE) and Intel are the k Read more…

By John Russell

Nvidia’s Ampere A100 GPU: Up to 2.5X the HPC, 20X the AI

May 14, 2020

Nvidia's first Ampere-based graphics card, the A100 GPU, packs a whopping 54 billion transistors on 826mm2 of silicon, making it the world's largest seven-nanom Read more…

By Tiffany Trader

10nm, 7nm, 5nm…. Should the Chip Nanometer Metric Be Replaced?

June 1, 2020

The biggest cool factor in server chips is the nanometer. AMD beating Intel to a CPU built on a 7nm process node* – with 5nm and 3nm on the way – has been i Read more…

By Doug Black

Summit Supercomputer is Already Making its Mark on Science

September 20, 2018

Summit, now the fastest supercomputer in the world, is quickly making its mark in science – five of the six finalists just announced for the prestigious 2018 Read more…

By John Russell

TACC Supercomputers Run Simulations Illuminating COVID-19, DNA Replication

March 19, 2020

As supercomputers around the world spin up to combat the coronavirus, the Texas Advanced Computing Center (TACC) is announcing results that may help to illumina Read more…

By Staff report

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This