For Intel, Its All About Volume

By By Michael Feldman

April 28, 2006

In the second part of our interview with Intel CTO, Justin Rattner, he shares his thoughts on the open source hardware model, answers our concerns about the future of the Itanium microprocessor, and talks about some innovative applications for flash memory in the HPC arena.

Open Source Hardware

Although the concept of open source hardware has been around for several years, only recently has it received the attention of major chip vendors. In December of 2005, IBM decided to make its PowerPC 405 core design freely available to researchers and academia. In that same month, Sun Microsystems announced it would make its 8-core UltraSPARC T1 microprocessor 'Niagara' design freely available to anyone, including other vendors. In March of this year it released the Verilog source code for the T1. We asked Justin Rattner what he thought about this new model for building microprocessor ecosystems.

“I'm really struggling to understand it,” admits Rattner. “Hardware is very different from software”

From his point of view, designing microprocessors requires a much larger investment than developing software. Developing a microprocessor require years of design and testing using highly specialized tools. This is followed by production in an expensive fab. He contrasts this with the less resource-intensive model of software, where prototyping can be done relatively quickly and then developed incrementally, often by sharing with other developers across the Internet.

“For software, the non-recurring engineering costs are relatively low as compared to hardware, where they're relatively high,” says Rattner. “Also, I think the successful open source projects are highly managed communities. There's the sense that everyone's pouring code into this funnel and good things are coming out the bottom. But if you look at Linux, Apache and some of the other real successes with open source, there's tremendous management involved in them. Trying to manage those kind of contributions in a hardware context seems to me to be formidable, and certainly unproven. I think we'll watch to see how it goes and see what benefits come from it.”

Rattner also notes that the processor volume has to approach the hundreds of millions to attract software developers. “Even investment funds, such as the Itanium Solution Alliance, have to deal with that reality,” he says. “Developers have to choose the platform that's going to provide them with the necessary return. I think that's really at the bottom of whole question. Putting an architecture in open source really doesn't alter that fundamental volume question.”

Itanium Too

Speaking of Itanium, the CTO believes Intel's 64-bit answer to RISC is gaining momentum in the high-end server market. He points to the recent surge of the Itanium in Japan, where systems from NEC, Hitachi and Fujitsu are outpacing both Sparc- and Power-based servers. He also sees Itanium volume ramping up here. Its former rivals, MIPS and Alpha are all but gone from the server market, and HP's PA-RISC processor is being retired to make way for the Itanium.

“We're continuing to make a substantial investment in Itanium,” says Rattner. “We've got the Montecito coming to market. We've got processors in the design pipeline. The volumes are actually building relative to its direct competition, namely Sparc and Power. We firmly believe that it is destined to become the high-volume post-RISC microprocessor out there.”

According to Rattner, Itanium's mission is to provide an alternative to the proprietary RISC microprocessors, not as originally conceived by some, to create a dominant 64-bit architecture across the spectrum of servers, workstations, and desktops. Intel's aspirations to get into the Unix server market required a 64-bit solution that they believed could not be achieved with the x86 architecture.

“I really don't recall a time, in our own minds, where we positioned Itanium as a the ultimate replacement for x86,” says Rattner. “We always thought about it as a counter-strategy to RISC in the data center. We felt the opportunity existed for Intel to introduce a RISC-like alternative for people that were looking to move off of a proprietary architecture and on to a standard volume product. That's been the name of the game for Itanium for a decade. When judged against that objective, I think it's done remarkably well.”

As far as differentiating Itanium from the 64-bit x86 platforms, Rattner explains that there are a number of attributes which distinguish it, including relative cache size, address reach and RAS functionality. These features all point the architecture towards the higher end of the market.

“There's definitely space above the 64-bit x86 server processors and that's really the space that Power and some of the Sparc implementations target. Just look at the way Power is packaged. There's no x86 processor that gets the kind of multi-chip packaging that you get from IBM or that operates in a thermal envelope of hundreds of watts. That's really the Itanium space and I think you can expect to see us, in some sense, take the brakes off in terms of really putting Itanium into that high-end server space, well above where the [x86] Intel server processors will go.”

In explaining why the Itanium has been the target of a lot of criticism, Rattner admits that the platform got off to a poor start, which created some bad first impressions. The original Merced chip, released in 2001, was manufactured on a 180nm process with an underpowered cache. Its performance, especially integer performance, was uninspiring.

“It came to market either too late or too early,” says Ratter. “It missed its original introduction target by several years. The implementation that came to market basically lost a two-year Moore's Law cycle and didn't have the overwhelming performance lead that it would have had it if it had come to market in say, 1998 as opposed to 2000. By the virtue of the fact that it was late, the implemenation wasn't this kind of 'home run' from a performance point of view. So that definitely created an initial impression about the architecture which was a bit unfair because of the lateness of the design. When Itanium 2 came to market, what we call McKinley, those were quite timely. They were on the process cycle, not a cycle behind. I think it regained much of its credibility, but it had to overcome the perceptions that were built from the first implementation.”

The Road Ahead

Rattner also spoke about some of the upcoming technology we can expect to see from Intel after 2006. The company is planning to produce microprocessors on the 45nm process sometime in the second half of 2007. According to him, they've already demonstrated some of their key test vehicles using this new process technology. “Our two-year technology cadence is in very good shape and products are in the pipeline that will take advantage of 45nm technology,” says Rattner.

In addition. Intel is planning to continue its almost fanatical focus on energy efficiency — and not just at the microprocessor level. The company is looking to expand the use of flash memory beyond that of popular consumer devices (cell phones, portable music players, USB flash drives, etc.). Rattner says that Intel has some key intellectual property that enables them to lengthen the acceptable service life of these flash devices.

“They do have wearout mechanisms — you can only write them so many times,” explains Rattner. “But we've developed what I'll describe as system solutions to minimize the write activity across the array, to eliminate some of the erase-write cycle limitations.”

In the short-term, Intel plans to use flash technology to create a new level in the storage hierarchy on PC platforms, where it will be used to keep the disk much quieter, reducing its active duty cycle, and at the same time accelerate the performance by a factor of two to four. Rattner thinks we'll see the first PC platforms featuring flash memory in the first half of 2007.

“Now the area we haven't talked much about is the role that technology could play in the enterprise and in high performance computing,” says Rattner. “The storage gap is just as significant on the server side, if not more so. We're working now on defining what role the flash technology will play in the server space. Using back of envelope kind of calculations, it can have dramatic impact not only in performance and energy efficiency, but also in cost. Today people add disk spindles to get parallelism in the storage subsystems. Well when you alter the latency by several orders of magnitude, you can dramatically reduce the number of spindles. So if latency is the performance bottleneck, we think flash has tremendous potential.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Microsoft, Nvidia Launch Cloud HPC

November 20, 2019

Nvidia and Microsoft have joined forces to offer a cloud HPC capability based on the GPU vendor’s V100 Tensor Core chips linked via an Infiniband network scaling up to 800 graphics processors. The partners announced Read more…

By George Leopold

Hazra Retiring from Intel Data Center Group, Successor Unknown

November 20, 2019

This article is an update to a story published earlier today. Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Government Group, is retiring after more than 24 years at the compa Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU-accelerated computing. In recent years, AI has joined the s Read more…

By John Russell

SC19 Student Cluster Competition: Know Your Teams

November 19, 2019

I’m typing this live from Denver, the location of the 2019 Student Cluster Competition… and, oh yeah, the annual SC conference too. The attendance this year should be north of 13,000 people, with the majority attende Read more…

By Dan Olds

Top500: US Maintains Performance Lead; Arm Tops Green500

November 18, 2019

The 54th Top500, revealed today at SC19, is a familiar list: the U.S. Summit (ORNL) and Sierra (LLNL) machines, offering 148.6 and 94.6 petaflops respectively, remain in first and second place. The only new entrants in t Read more…

By Tiffany Trader

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

ScaleMatrix and Nvidia Launch ‘Deploy Anywhere’ DGX HPC and AI in a Controlled Enclosure

November 18, 2019

HPC and AI in a phone booth: ScaleMatrix and Nvidia announced today at the SC19 conference in Denver a joint offering that puts up to 13 petaflops of Nvidia DGX-1 compute power in an air conditioned, water-cooled ScaleMa Read more…

By Doug Black

Hazra Retiring from Intel Data Center Group, Successor Unknown

November 20, 2019

This article is an update to a story published earlier today. Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Governm Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU Read more…

By John Russell

Top500: US Maintains Performance Lead; Arm Tops Green500

November 18, 2019

The 54th Top500, revealed today at SC19, is a familiar list: the U.S. Summit (ORNL) and Sierra (LLNL) machines, offering 148.6 and 94.6 petaflops respectively, Read more…

By Tiffany Trader

ScaleMatrix and Nvidia Launch ‘Deploy Anywhere’ DGX HPC and AI in a Controlled Enclosure

November 18, 2019

HPC and AI in a phone booth: ScaleMatrix and Nvidia announced today at the SC19 conference in Denver a joint offering that puts up to 13 petaflops of Nvidia DGX Read more…

By Doug Black

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Exascale Computing Project (ECP), Diachin is also... Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This