UCLA Engineers Claim Breakthrough in Semiconductor Research

By Nicole Hemsoth

May 5, 2006

Engineers at the UCLA Henry Samueli School of Engineering and Applied Science are announcing a critical new breakthrough in semiconductor spin-wave research.
 
UCLA Engineering adjunct professor Mary Mehrnoosh Eshaghian-Wilner, researcher Alexander Khitun and professor Kang Wang have created three novel nanoscale computational architectures using a technology they pioneered called “spin-wave buses” as the mechanism for interconnection. The three nanoscale architectures are not only power efficient, but also possess a high degree of interconnectivity.

“Progress in the miniaturization of semiconductor electronic devices has meant chip features have become nanoscale. Today's current devices, which are based on complementary metal oxide semiconductor standards, or 'CMOS,' can't get much smaller and still function properly and effectively. CMOS continues to face increasing power and cost challenges,” Wang said.

In contrast to traditional information processing technology devices that simply move electric charges around while ignoring the extra spin that tags along for the ride, spin-wave buses put the extra motion to work transferring data or power between computer components. Information is encoded directly into the phase of the spin waves. Unlike a point-to-point connection, a “bus” can logically connect several peripherals. The result is a reduction in power consumption, less heat and, ultimately, the ability to make components much smaller as no physical wires are actually used to send the data.

“Design of nanoscale architectures for computing is a very new area, but an important one for the future. In order to produce effective nanoscale devices, we need to actively look at new low power designs that can have efficient interconnectivity and allow scaling beyond current barriers,” Eshaghian-Wilner said.

The idea of using spin waves for information transmission and processing was first developed under the name “spin-wave buses” by UCLA Engineering's Khitun, Wang and graduate researcher Roman Ostroumov.

“We've made a significant effort to demonstrate the operation of spin-based devices at room temperature,” Khitun said. “Our experimental results confirm the intriguing fact that information can be transmitted via spin waves propagating in spin waveguides — ferromagnetic films.”

The innovative work with spin-wave buses recently garnered the trio a prestigious 2006 Inventor Recognition Award from the Microelectronics Advanced Research Corp. The corporation funds and operates university-based research centers in microelectronics technology, seeking to expand cooperative, long-range applied microelectronics research at U.S. universities.

UCLA Engineering's team contends that the creation and detection of spin-wave packets in nanostructures can be used efficiently to perform massively parallel computational operations, allowing for the design of the first practical, fully interconnected network of processors on a single chip. This breaks with currently proposed spintronic architectures, which rely on a charge transfer for information exchange and show significant interconnect problems.

Eshaghian-Wilner, in conjunction with Khitun and Wang, has developed three innovative, spin-wave bus-based designs that use spin waves to achieve the low-power device performance and improved scalability highly desired by industry chip manufacturers.

The first device developed by UCLA engineers, described in a paper presented publicly at the annual ACM International Conference on Computing Frontiers, being held in Ischia, Italy, during the first week of May, is a reconfigurable mesh interconnected with spin-wave buses. The architecture of the device requires the same number of switches and buses as standard reconfigurable meshes, but is capable of simultaneously transmitting multiple waves using different frequencies on each of the spin-wave buses — making the parallel architecture capable of very fast and fault-tolerant algorithms. Unlike the traditional spin-based nanostructures that transmit charge, with this design only waves are transmitted, keeping power consumption extremely low.

“This innovative design represents an original approach for nanoscale computational devices while preserving all of the advantages of wave-based computing,” Eshaghian-Wilner said.

The second architecture invention, details of which will be published at the Nano Science and Technology Institute 9th Annual Nanotechnology Conference and Trade Show — or Nanotech 2006 — being held in Boston during the second week of May, is a fully connected cluster of functional units with spin-wave buses. Each node simultaneously broadcasts to all other nodes, and can receive and process multiple data concurrently. The novel design allows all nodes to intercommunicate in constant time. This invention overcomes traditional area restrictions found in current networks.

The researchers also have developed a spin-wave-based crossbar for fully interconnecting multiple inputs to multiple outputs, and plan to announce the full details of the design at the 2006 IEEE Conference on Nanotechnology to be held in Cincinnati, Ohio, this coming July. As compared to standard molecular crossbar designs, UCLA Engineering's is much more fault-tolerant — allowing alternate paths to be reconfigured in case of switch failure. By transmitting waves instead of traditional current charge transmission, the design architecture allows a large reduction in power consumption and provides a high level of interconnectivity between many more paths than currently possible.

“We're tremendously excited about the future of this research,” Eshaghian-Wilner said. “The designs demonstrate outstanding performance as interconnects for massively parallel integrated circuits.”

“Over the past few years, scientists have studied a variety of methods for designing nanoscale computer architectures. Our collaborative approach using spin-wave buses is a novel one that we hope will lead to additional breakthroughs,” Khitun added.

Currently, various extensions and applications of these three designs are being studied and evaluated by the UCLA Engineering team and their students. Postgraduate researcher Shiva Navab is proposing a set of innovative techniques for mapping biologically inspired types of computations on these models for image processing and neural computations. Other application areas being investigated include bioinformatics and implantable biomedical devices. Heterogeneous integrations of these designs in a complementary fashion with other molecular and nanotechnologies also are being developed.

The architectural methods are undergoing implementation and further testing at the UCLA Device Research Laboratories by research scientists Joon Young Lee, who specializes in spin wave based device processing, and Ming Bao, who carries out the time-resolved inductive voltage measurements aimed at detecting spin waves propagating in 100-nanometer-thick ferromagnetic films. The Device Research Laboratories nano facilities are led by Wang, director of the Functional Engineered Nano Architectonics Focus Center and the newly developed Western Institute of Nanotechnology, all headquartered at the UCLA Henry Samueli School of Engineering and Applied Science.

Licensing inquiries should be directed to Dina Lozofsky at (310) 794-0204 or [email protected].

—–

Source: UCLA News

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

2024 Winter Classic: Meet Team Morehouse

April 17, 2024

Morehouse College? The university is well-known for their long list of illustrious graduates, the rigor of their academics, and the quality of the instruction. They were one of the first schools to sign up for the Winter Read more…

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pressing needs and hurdles to widespread AI adoption. The sudde Read more…

Quantinuum Reports 99.9% 2-Qubit Gate Fidelity, Caps Eventful 2 Months

April 16, 2024

March and April have been good months for Quantinuum, which today released a blog announcing the ion trap quantum computer specialist has achieved a 99.9% (three nines) two-qubit gate fidelity on its H1 system. The lates Read more…

Mystery Solved: Intel’s Former HPC Chief Now Running Software Engineering Group 

April 15, 2024

Last year, Jeff McVeigh, Intel's readily available leader of the high-performance computing group, suddenly went silent, with no interviews granted or appearances at press conferences.  It led to questions -- what's Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Institute for Human-Centered AI (HAI) put out a yearly report to t Read more…

Crossing the Quantum Threshold: The Path to 10,000 Qubits

April 15, 2024

Editor’s Note: Why do qubit count and quality matter? What’s the difference between physical qubits and logical qubits? Quantum computer vendors toss these terms and numbers around as indicators of the strengths of t Read more…

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pre Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Instit Read more…

Intel’s Vision Advantage: Chips Are Available Off-the-Shelf

April 11, 2024

The chip market is facing a crisis: chip development is now concentrated in the hands of the few. A confluence of events this week reminded us how few chips Read more…

The VC View: Quantonation’s Deep Dive into Funding Quantum Start-ups

April 11, 2024

Yesterday Quantonation — which promotes itself as a one-of-a-kind venture capital (VC) company specializing in quantum science and deep physics  — announce Read more…

Nvidia’s GTC Is the New Intel IDF

April 9, 2024

After many years, Nvidia's GPU Technology Conference (GTC) was back in person and has become the conference for those who care about semiconductors and AI. I Read more…

Google Announces Homegrown ARM-based CPUs 

April 9, 2024

Google sprang a surprise at the ongoing Google Next Cloud conference by introducing its own ARM-based CPU called Axion, which will be offered to customers in it Read more…

Computational Chemistry Needs To Be Sustainable, Too

April 8, 2024

A diverse group of computational chemists is encouraging the research community to embrace a sustainable software ecosystem. That's the message behind a recent Read more…

Hyperion Research: Eleven HPC Predictions for 2024

April 4, 2024

HPCwire is happy to announce a new series with Hyperion Research  - a fact-based market research firm focusing on the HPC market. In addition to providing mark Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Leading Solution Providers

Contributors

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Eyes on the Quantum Prize – D-Wave Says its Time is Now

January 30, 2024

Early quantum computing pioneer D-Wave again asserted – that at least for D-Wave – the commercial quantum era has begun. Speaking at its first in-person Ana Read more…

GenAI Having Major Impact on Data Culture, Survey Says

February 21, 2024

While 2023 was the year of GenAI, the adoption rates for GenAI did not match expectations. Most organizations are continuing to invest in GenAI but are yet to Read more…

Intel’s Xeon General Manager Talks about Server Chips 

January 2, 2024

Intel is talking data-center growth and is done digging graves for its dead enterprise products, including GPUs, storage, and networking products, which fell to Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire