IBM and ASPEED Take Blue Gene to Wall Street

By Michael Feldman

May 26, 2006

ASPEED Software has ported its distributed computing solution, ACCELLERANT, to IBM's Blue Gene platform. With this solution, ASPEED will provide developers a means to introduce parallelism into applications for the Blue Gene architecture, without modifying the underlying algorithms or data structures. In particular, ACCELLERANT will become the first high-level solution that enables compute-intensive financial codes to take advantage of Blue Gene's supercomputing performance.

ASPEED characterizes ACCELLERANT as an application additive. There's no server or control program. You just add ACCELLERANT  instrumentation into your source code. The application's algorithms and data structures are unaffected. In this sense, ACCELLERANT acts as a high-level language enhancement for parallelism support. Interfaces to most major programming languages (C, C++, FORTRAN, Java, VBA and VB.NET) are available.

Kurt Ziegler, ASPEED's executive vice president of Marketing and Product Management, says that many of the Wall Street applications are typically written as SMP codes and have not been designed to run in a distributed computing environment like a cluster or a Blue Gene supercomputer, which in many ways is just a tightly wound cluster. But a lot of these applications — everything from payroll processing to derivative trading analysis — have plenty of untapped parallelism that can be exploited on a distributed processor architecture. And according to Ziegler, ACCELLERANT is particularly well suited to efficiently distributing compute-intensive financial services applications because of the way it supports loop parallelization.

“What we do is take single-thread or multi-thread code and transparently parallelize the loops such that the computation can be distributed across multiple CPUs within the box or across multiple boxes,” says Ziegler.

To demonstrate how ACCELLERANT could scale a financial application, ASPEED used a single-thread portfolio pricing application, called AMBook. The application performs a pricing exercise on each portfolio option — derivatives in this case — to determine risk and pricing choices. In the end, you get the valuation of the whole portfolio, which may contain hundreds of thousands of options.

AMBook essentially loops through the options and performs a stochastic pricing/risk calculation one each one. The non-deterministic nature of the stochastic calculation requires a great deal of computational power. This technique is used extensively in things such as options pricing, Monte Carlo analysis, and portfolio valuation/risk management applications.

So how does ACCELLERANT do it? Since individual options are independent from one another, the entire portfolio calculation can be parallelized by partitioning the options loop across multiple CPUs. To do this, you add ACCELLERANT instrumented code (what they call “adapters”) around the loop. The adapters get turned into ACCELLERANT library calls that slice up the code and distribute them across multiple CPUs. So if you have a thousand iterations and wanted to run it across ten physical CPU cores, the ACCELLERANT software would automatically spawn ten different copies of that loop with different loop-range parameters.

“This is not a rewrite tool,” says Ziegler. “We're not restructuring. Whatever your math or iteration was before, logically it will remain the same. We don't want to alter the guy's thinking. The only difference is that at execution time, we'll be running it across multiple CPUs, transparently and adaptively.”

But it's not just a static scheduling algorithm. The code distribution across the CPUs also gets rebalanced while the program is running.

“The magic is that we do this dynamically,” says Ziegler. “We're constantly monitoring the progress of the calculations. If one of the machines happens to be slower or the calculation happens to be more complex and is not getting as many [completed], it will rebalance the work so that all of it ends at the same time. So we're more like a real-time dispatcher.”

This dynamic scheduling optimization reduces elapsed time and enables recovery from stalls or failures. Not only is a dynamic solution potentially more efficient, but if the application has to be ported onto a different architecture, the scheduler will transparently adapt to the new hardware environment.

So what do financial applications have to do with Blue Gene? The IBM supercomputing platform has typically been associated with scientific computing applications such as life sciences, hydrodynamics, quantum chemistry, molecular dynamics, astronomy, materials science and climate modeling. But more recently IBM has shown an interest in expanding the supercomputer's application domain into financial modeling. As reported in an article from the April 14 issue of HPCwire, IBM Sees Blue Gene Adoption Growing, (http://www.hpcwire.com/hpc/623259.html), the company has been contemplating expanding Blue Gene's application range for some time.

Herb Schultz, Blue Gene General Manager at IBM says that the ASPEED technology will enable the platform to move beyond its role in the scientific computing arena.

“The first year of Blue Gene was filling a lot of pent-up demand in higher education and government labs,” says Schultz. “This year, the focus has been to move into a select set of industrial sectors.”

IBM views the financial and securities market as an attractive target for Blue Gene technology. With increasing computer demand for power and floor space in Wall Street data centers, the Blue Gene technology can offer a much more efficient platform than either blades, clusters or conventional SMP servers for really big jobs.

Also, as financial applications become more complex and more compute-intensive, the ability to offer real-time results diminishes. One of the big challenges on Wall Street is providing actionable financial analysis before the window of opportunity closes. Shrinking the so-called “time to solution” can offer tremendous benefits to a Wall Street operation.

Besides time, the other consideration for financial analysis is precision. Traders prefer more precision, but they often have to limit the analysis because of the overall elapsed time required. For example, according to Ziegler, using AMBook on a portfolio of 240,000 options on a conventional SMP machine takes many hours. With the ACCELLERANT solution, which used 511 processors on an IBM Blue Gene, it took only seconds. In essence, it changed a batch process into an interactive one. And this is why IBM became so interested in ASPEED.

“The nature of their technology is that it can basically shrink wall-clock time,” says Schultz. “If you get the answers done the following day, you're using yesterday's data to make decisions. In some segments that's not a big deal, but in the Wall Street world, it is.”

IBM is working closely with a few yet-to-be-disclosed Wall Street firms that are investigating the Blue Gene/ACCELLERANT technology. Schultz hopes that this effort will turn into some Blue Gene orders.

“If we can get a few sales, I think there will be a sort of domino effect,” says Schultz. “If we get a couple of leaders on Wall Street to accept this proposition and they get a competitive advantage, then all of their rivals will want to know about it.”

It's worth noting that ASPEED brings more than just options pricing acceleration to the Blue Gene table. And it not just limited to “embarrassingly parallel” workloads either. ACCELLERANT can also be used to do memory partitioning for code with complex algorithms using interdependent data, such as Finite Element Analysis (FEA) and Partial Differential Equations (PDE) codes. An example is structural analysis for crash simulation. In these types of workloads, the data structures can get so large — like a 50K by 50K matrix — they often can't be handled by a single SMP system because of a lack of memory capacity. By splitting the data across multiple nodes, the application can take advantage of all the distributed memory. Moreover, unlike embarrassingly parallel applications, these types of workloads do not lend themselves to distribution over a grid without real-time peer-to-peer communication to allow the applications to gather and synchronize.

In the future, ASPEED is looking to adapt its ACCELLERANT technology to other high-end supercomputer systems besided Blue Gene.

“We've been working with a couple of other companies that I can't announce yet,” says Ziegler. “They have completely different architectures. They've taken advantage of different computing engines and connected them with high-speed pipes. So we're trying to help them as well.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HPE and NREL Collaborate on AI Ops to Accelerate Exascale Efficiency and Resilience

November 18, 2019

The ever-expanding complexity of high-performance computing continues to elevate the concerns posed by massive energy consumption and increasing points of failure. Now, the AI Ops collaboration between Hewlett Packard En Read more…

By Oliver Peckham

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first planned U.S. exascale computer. Intel also provided a glimpse of Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutting for the Expo Hall opening is Monday at 6:45pm, with the Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

HPE and NREL Collaborate on AI Ops to Accelerate Exascale Efficiency and Resilience

November 18, 2019

The ever-expanding complexity of high-performance computing continues to elevate the concerns posed by massive energy consumption and increasing points of failu Read more…

By Oliver Peckham

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This