IBM and ASPEED Take Blue Gene to Wall Street

By Michael Feldman

May 26, 2006

ASPEED Software has ported its distributed computing solution, ACCELLERANT, to IBM's Blue Gene platform. With this solution, ASPEED will provide developers a means to introduce parallelism into applications for the Blue Gene architecture, without modifying the underlying algorithms or data structures. In particular, ACCELLERANT will become the first high-level solution that enables compute-intensive financial codes to take advantage of Blue Gene's supercomputing performance.

ASPEED characterizes ACCELLERANT as an application additive. There's no server or control program. You just add ACCELLERANT  instrumentation into your source code. The application's algorithms and data structures are unaffected. In this sense, ACCELLERANT acts as a high-level language enhancement for parallelism support. Interfaces to most major programming languages (C, C++, FORTRAN, Java, VBA and VB.NET) are available.

Kurt Ziegler, ASPEED's executive vice president of Marketing and Product Management, says that many of the Wall Street applications are typically written as SMP codes and have not been designed to run in a distributed computing environment like a cluster or a Blue Gene supercomputer, which in many ways is just a tightly wound cluster. But a lot of these applications — everything from payroll processing to derivative trading analysis — have plenty of untapped parallelism that can be exploited on a distributed processor architecture. And according to Ziegler, ACCELLERANT is particularly well suited to efficiently distributing compute-intensive financial services applications because of the way it supports loop parallelization.

“What we do is take single-thread or multi-thread code and transparently parallelize the loops such that the computation can be distributed across multiple CPUs within the box or across multiple boxes,” says Ziegler.

To demonstrate how ACCELLERANT could scale a financial application, ASPEED used a single-thread portfolio pricing application, called AMBook. The application performs a pricing exercise on each portfolio option — derivatives in this case — to determine risk and pricing choices. In the end, you get the valuation of the whole portfolio, which may contain hundreds of thousands of options.

AMBook essentially loops through the options and performs a stochastic pricing/risk calculation one each one. The non-deterministic nature of the stochastic calculation requires a great deal of computational power. This technique is used extensively in things such as options pricing, Monte Carlo analysis, and portfolio valuation/risk management applications.

So how does ACCELLERANT do it? Since individual options are independent from one another, the entire portfolio calculation can be parallelized by partitioning the options loop across multiple CPUs. To do this, you add ACCELLERANT instrumented code (what they call “adapters”) around the loop. The adapters get turned into ACCELLERANT library calls that slice up the code and distribute them across multiple CPUs. So if you have a thousand iterations and wanted to run it across ten physical CPU cores, the ACCELLERANT software would automatically spawn ten different copies of that loop with different loop-range parameters.

“This is not a rewrite tool,” says Ziegler. “We're not restructuring. Whatever your math or iteration was before, logically it will remain the same. We don't want to alter the guy's thinking. The only difference is that at execution time, we'll be running it across multiple CPUs, transparently and adaptively.”

But it's not just a static scheduling algorithm. The code distribution across the CPUs also gets rebalanced while the program is running.

“The magic is that we do this dynamically,” says Ziegler. “We're constantly monitoring the progress of the calculations. If one of the machines happens to be slower or the calculation happens to be more complex and is not getting as many [completed], it will rebalance the work so that all of it ends at the same time. So we're more like a real-time dispatcher.”

This dynamic scheduling optimization reduces elapsed time and enables recovery from stalls or failures. Not only is a dynamic solution potentially more efficient, but if the application has to be ported onto a different architecture, the scheduler will transparently adapt to the new hardware environment.

So what do financial applications have to do with Blue Gene? The IBM supercomputing platform has typically been associated with scientific computing applications such as life sciences, hydrodynamics, quantum chemistry, molecular dynamics, astronomy, materials science and climate modeling. But more recently IBM has shown an interest in expanding the supercomputer's application domain into financial modeling. As reported in an article from the April 14 issue of HPCwire, IBM Sees Blue Gene Adoption Growing, (http://www.hpcwire.com/hpc/623259.html), the company has been contemplating expanding Blue Gene's application range for some time.

Herb Schultz, Blue Gene General Manager at IBM says that the ASPEED technology will enable the platform to move beyond its role in the scientific computing arena.

“The first year of Blue Gene was filling a lot of pent-up demand in higher education and government labs,” says Schultz. “This year, the focus has been to move into a select set of industrial sectors.”

IBM views the financial and securities market as an attractive target for Blue Gene technology. With increasing computer demand for power and floor space in Wall Street data centers, the Blue Gene technology can offer a much more efficient platform than either blades, clusters or conventional SMP servers for really big jobs.

Also, as financial applications become more complex and more compute-intensive, the ability to offer real-time results diminishes. One of the big challenges on Wall Street is providing actionable financial analysis before the window of opportunity closes. Shrinking the so-called “time to solution” can offer tremendous benefits to a Wall Street operation.

Besides time, the other consideration for financial analysis is precision. Traders prefer more precision, but they often have to limit the analysis because of the overall elapsed time required. For example, according to Ziegler, using AMBook on a portfolio of 240,000 options on a conventional SMP machine takes many hours. With the ACCELLERANT solution, which used 511 processors on an IBM Blue Gene, it took only seconds. In essence, it changed a batch process into an interactive one. And this is why IBM became so interested in ASPEED.

“The nature of their technology is that it can basically shrink wall-clock time,” says Schultz. “If you get the answers done the following day, you're using yesterday's data to make decisions. In some segments that's not a big deal, but in the Wall Street world, it is.”

IBM is working closely with a few yet-to-be-disclosed Wall Street firms that are investigating the Blue Gene/ACCELLERANT technology. Schultz hopes that this effort will turn into some Blue Gene orders.

“If we can get a few sales, I think there will be a sort of domino effect,” says Schultz. “If we get a couple of leaders on Wall Street to accept this proposition and they get a competitive advantage, then all of their rivals will want to know about it.”

It's worth noting that ASPEED brings more than just options pricing acceleration to the Blue Gene table. And it not just limited to “embarrassingly parallel” workloads either. ACCELLERANT can also be used to do memory partitioning for code with complex algorithms using interdependent data, such as Finite Element Analysis (FEA) and Partial Differential Equations (PDE) codes. An example is structural analysis for crash simulation. In these types of workloads, the data structures can get so large — like a 50K by 50K matrix — they often can't be handled by a single SMP system because of a lack of memory capacity. By splitting the data across multiple nodes, the application can take advantage of all the distributed memory. Moreover, unlike embarrassingly parallel applications, these types of workloads do not lend themselves to distribution over a grid without real-time peer-to-peer communication to allow the applications to gather and synchronize.

In the future, ASPEED is looking to adapt its ACCELLERANT technology to other high-end supercomputer systems besided Blue Gene.

“We've been working with a couple of other companies that I can't announce yet,” says Ziegler. “They have completely different architectures. They've taken advantage of different computing engines and connected them with high-speed pipes. So we're trying to help them as well.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire