Thomas Sterling Speaks to the Future of HPC

By Christopher Lazou

June 9, 2006

At the recent NEC User Group meeting in Toronto Canada, Thomas Sterling gave a keynote address to share his thoughts about some of the key challenges facing the high performance computing community. At the event, contributing editor Christopher Lazou caught up with Sterling, where they discussed these challenges and talked about some possible solutions.

Lazou: Thomas, it's good that you can spare some of your valuable time to talk to me. We meet again this time at the annual NEC users group meeting, this year in Toronto, Canada, with an eclectic group of users of true supercomputing. As a keynote speaker, you are the man of the moment. Glancing at your many hats you wear, one can see you have a number of important roles and long experience in computer architecture research, so lets briefly discuss some of the burning issues concerning HPC and in the process try to gain an insight of your views and share them with the HPC community.

Last year you moved to LSU as Professor at the Department of Computer Science focusing on HPC systems architecture research. Can you briefly describe the key areas of research your team is concentrating on? Would this work be of benefit to HPC in the short term or is it blue-sky research?

Sterling: We are currently exploring key challenges of a new class of computer architecture to confront efficiency, scalability, power and reliability. This requires a paradigm shift of execution and programming models. There is a desperate need for intrinsic latency hiding mechanisms to be incorporated in the infrastructure of programming and runtime resource management.

We are developing a new model for computing called “ParalleX”, extending our earlier work in processor in memory (PIM), and combining these with new work in static dataflow to provide a new class of architecture that adaptively responds to variations in temporal locality. The short-term impact is that the execution model has a spin off of a programming methodology that can operate on conventional architecture. It should improve latency hiding and scalability. In some small way, this work is already influencing projects sponsored by the DoE, as part of the Fast OS project and by the NSF project (NGST).

Lazou: Is there any Federal investment in innovative high-risk computer architecture R&D?

Sterling: There is very little Federal funding for this type of research activity. There were recently several studies, which concluded that the HPC architecture research pipeline is empty. Examples of such studies include the National Academy of Science report, and the HECRTF and PITAC studies. The possible exception is the DARPA HPCS program, but you asked about “high risk” and it is not clear that HPCS falls in to that category. With respect to my own work that you asked about, I have Federal support for some relevant software projects. And, until recently NASA was sponsoring the hardware research but this funding ended last March. A small system architecture study is underway by NASA in which I am involved, as well. Elsewhere, there is some other good work being supported in FPGA-based computing and work at Stanford, University of Texas, and University of Washington. Hopefully, there will be new energy and direction from the agencies in the near future. Certainly it is in the best interest of their respective missions and that of the nation to reinvigorate such valuable explorations.

Lazou: In the next five years, silicon would be the material for high-end computer chips. Can architecture changes extend silicon life to say another five years?

Sterling: Yes. The research mentioned above at several universities could lead to significant improvements in the use of current generation silicon technology and suggests approaches to extending the useful life of silicon for general purpose computing down to near nano-scale. The work I and my collaborators are doing could constructively impact on this as well, so long as vendors accept the challenge and implement demonstrated improvements. Vendors cannot be expected to take the risk in a domain of such uncertainty. Rather, Federal funding should be used to explore the space of possible approaches and determine which concepts are viable. We are making poor use of silicon today compared to what it is capable of. I believe that new architectures can give us performance improvements of one to two orders of magnitude from what we get today. The IBM/Sony Cell architecture, for example, hints at the possibilities.

Lazou: What is the most promising material expected to replace silicon for supercomputing chip production?

Sterling: The most likely replacement for silicon is silicon; and by that I mean new semiconductor materials incorporating silicon. Beyond that, my personal opinion is that the most promising technologies likely to enhance the use of advanced silicon technologies are: a) chip to chip optical interconnects, b) Wafer-scale technology, but this has to have built-in fault tolerance, otherwise low yields will kill it. c) Niobium RSFQ super-conductive technology; this is unpopular, but the power benefits at higher clock rates are significant. And d) MRAM – magnetic RAM for low power, high density storage. There is also the possibility of new packaging techniques that may greatly increase density, such as 3-D structures; but this assumes we can get the heat out. In each of these cases we have enough proof of concept experiments in laboratory tests to demonstrate their promise Using fiber optics one can deliver close to one Terabit per second rates and super-conductive material can clock at in excess of 700 GHz. RSFQ was cited in a previous ITRS report by the SIA as a potential future technology.
 
Lazou: By 1986, there was a lot of optimism that GaAs and optical computing will become mainstream within a decade and yet twenty years on, with the exception of communication networks it is still a future aspiration. When are we expecting optical computing to become mainstream?

Sterling: Pure optical logic and optical memory is not presently an option, although some interesting work in nonlinear optical technologies is intriguing. There is some hybrid MRAM, but it is my understanding that presently magnetic storage is likely to outperform optical in terms of density and speed. There is no clear direction on this. At the risk of sounding somewhat lame, only time will tell.

Lazou: What are the engineering challenges to be overcome?

Sterling: In optical devices, the biggest challenge is the switch, which allows one to do logic and store functions. This will require significant advances in nonlinear optics to enable pure optical-to-optical functionality (without intervening electronics). Needless to say, the real challenge for optical devices to enter the mainstream is that they will have to be competitive with semiconductor silicon devices in terms of performance, power, density, reliability, and cost; not an easy set of requirements.

Lazou: The second phase of the DARPA high productivity initiative has been completed and, as I understand it, the three vendors, Cray, IBM and Sun Microsystems have presented their R&D results for DARPA evaluation and selection to award funding for the next phase. Do you have a preference of any of the three architectural paths?

Sterling: I have no preference. Each of the three projects highlighted certain improvements in systems design with some architecture extensions, without being disruptive in the market or to their product direction. I do wish that HPCS had found a way to make better use of this nation's research talent that exists outside the scope of the selected system vendors. I think had they done so, the program and the nation would have been better served.

Lazou: You have been involved in the Cray Cascade petaflops project in the past. How do you assess its potential?

Sterling: I was involved in Phase 1 of the Cascade project and helped initiate their Phase 2 effort, but I am no longer involved in that project. Therefore, I have no deep insight into the specific details of the currently proposed architecture. Phase 1 explored extremely interesting and potentially important innovations. While the current Cascade strategy is very different from Phase 1 studies, as I understand it, it does incorporate meaningful advances in technology, architecture, networking, and programming methodology towards improved productivity. Probably the other two participating vendors, IBM and Sun, would make similar claims.

Lazou: For petaflops projects vendors are resorting to heterogeneous systems, with additional components, for example, FPGAs, ClearSpeed co-processors, PIMS and so on, to minimize latencies. Are the vendors running the danger of creating a complex architecture and shifting the delays onto system management?

Sterling: Yes. There is a strong interest in heterogeneous processing, enabling optimal structures for key modalities of computing. There are clear examples, where this strategy delivers superior performance with respect to size and power, and in some cases cost. Yes, there is a real danger that this will result in runaway complexity. If however, such diversity of structure is implemented within a coherent framework, that permits an effective programming and resource management model, then, heterogeneous approaches may yield an important source of improvement. My team and I, are pursuing heterogeneous computing within the context of the memory system, to provide a kind of memory accelerator using advanced PIM architecture, to address an important dimension of performance degradation in today's architectures, for some classes of applications (e.g., adaptive mesh refinement and directed graph algorithms).

However, without a unified model of governing principles to coordinate the structure and organization (architecture) with the programming model, the final product is unlikely to deliver the identified potential benefits.

Lazou: What about the software aspects concerning these new systems? Are new languages the answer?

Sterling: We are programming the wrong computers. Almost all our computers are designed to be sequential with very little scalability. They are not designed to be large scale highly parallel HPC. They do not address the problems of parallel overheads, latency hiding, resource contention, starvation – a combination of parallelism and load balancing. Therefore, programmers are forced to explicitly overcome these barriers with their codes, through painstaking manipulation of details, some of which is not even directly accessible (e.g. caches). This was one of the important challenges that the DARPA HPCS program, attempted to attack.

Lazou: New languages (which by their nature are non standard) are unlikely to induce ISVs to risk porting their packages. How is this software hurdle to be overcome?

Sterling: Every language was a new language at one time. Most are not accepted by the mainstream. Some are adopted for niche applications. Very few have a major impact. The thing to remember is that over the next sixty years (the length of all electronic computing to date), we will write many times as much software than already exists today. The true legacy code is our future not our past; what we will be using, not necessarily just what we have been using, and has yet to be written. However, I do not believe there is a silver bullet for conventional architectures. New languages will need new architectures that will need new languages.

Lazou: As we are at an NEC user group meeting, can you comment on Japanese supercomputers and the recent Japanese government's initiative for future petaflops computers?

Sterling: The Japanese continue to demonstrate the viability and importance of custom parallel architecture, with the NEC SX-8 as an exemplar. They also recognize the importance and value of balanced system architectures, including sufficient bisection bandwidth and memory bandwidth. It is my hope that they will take these skills and perspectives to the next level and explore the potential for radically improved computing techniques. I do not think there is time to do this for the Japanese Petaflops initiative, which is to be delivered in the 2010 timeframe. But they could begin preliminary work now in preparation for the 32 Petaflops system, sometime in the next decade.

Lazou: Thank you Thomas, for your invaluable time and in sharing with our readers your opinions and insights, on the many challenges facing the HPC community.

—-

Dr. Thomas Sterling is a Professor at the Louisiana State University Department of Computer Science and Center for Computation and Technology. In addition, he holds the positions of Faculty Associate at the California Institute of Technology Center for Advanced Computing Research and Distinguished Visiting Scientist at the Oak Ridge National Laboratory. Since receiving his PhD from MIT as a Hertz Fellow in 1984, Dr. Sterling has engaged in a wide range of applied research associated with high performance computer systems architecture and software. He is widely recognized for his contributions in cluster computing through his leadership of the Beowulf Project (for which he was one of several to win the Gordon Bell Prize in 1997) and for his work in Petaflops scale system architecture through the HTMT and Cascade HPC system projects and the DIVA and Gilgamesh processor in memory (PIM) architecture projects. He is currently developing the ParalleX Model for future generation parallel computing and is co-investigator on DoE, NSF, and NASA sponsored research projects. Dr. Sterling holds six patents and is the co-author of some five books in the field.

Copyright (c) Christopher Lazou, HiPerCom Consultants, Ltd., UK. June 2006. Brands and names are the property of their respective owners.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Mira Supercomputer Enables Cancer Research Breakthrough

November 11, 2019

Dynamic partial-wave spectroscopic (PWS) microscopy allows researchers to observe intracellular structures as small as 20 nanometers – smaller than those visible by optical microscopes – in three dimensions at a mill Read more…

By Staff report

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quantum annealing) – ion trap technology is edging into the QC Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researcher Read more…

By Jan Rowell

What’s New in HPC Research: Cosmic Magnetism, Cryptanalysis, Car Navigation & More

November 8, 2019

In this bimonthly feature, HPCwire highlights newly published research in the high-performance computing community and related domains. From parallel programming to exascale to quantum computing, the details are here. Read more…

By Oliver Peckham

Machine Learning Fuels a Booming HPC Market

November 7, 2019

Enterprise infrastructure investments for training machine learning models have grown more than 50 percent annually over the past two years, and are expected to shortly surpass $10 billion, according to a new market fore Read more…

By George Leopold

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Atom by Atom, Supercomputers Shed Light on Alloys

November 7, 2019

Alloys are at the heart of human civilization, but developing alloys in the Information Age is much different than it was in the Bronze Age. Trial-by-error smelting has given way to the use of high-performance computing Read more…

By Oliver Peckham

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. Th Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed ins Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Spending Spree: Hyperscalers Bought $57B of IT in 2018, $10B+ by Google – But Is Cloud on Horizon?

October 31, 2019

Hyperscalers are the masters of the IT universe, gravitational centers of increasing pull in the emerging age of data-driven compute and AI.  In the high-stake Read more…

By Doug Black

Cray Debuts ClusterStor E1000 Finishing Remake of Portfolio for ‘Exascale Era’

October 30, 2019

Cray, now owned by HPE, today introduced the ClusterStor E1000 storage platform, which leverages Cray software and mixes hard disk drives (HDD) and flash memory Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This