Fabric7 Weaves an Interesting Tale

By Michael Feldman

August 11, 2006

With Sun Microsystems' recent introduction of its new Opteron-based system, including the eight-socket, 16-core Sun Fire X4600, the industry witnessed a Tier 1 OEM significantly expand its commitment to the x64 (64-bit x86) server market. Sun wasn't the first vendor to venture into the eight-socket Opteron space. Silicon Valley start-up, Fabric7 Systems Inc., introduced its x64 eight-socket, 128 GB machine back in November of 2005. Fabric7 actually has two offerings — the Q80 server, their basic eight-socket model, and the Q160 server, the company's high-end machine, which scales to 14 Opteron processors and incorporates a built-in low-latency, high-bandwidth I/O fabric.

When the Q80 and Q160 were unveiled last year, Fabric7 had only enterprise server customers on their minds. The company was — and still is — primarily focused on businesses providing financial equity trading and financial services, media entertainment, content distribution, telecommunications and web services. Using the commodity components — the AMD Opteron processor and the Linux and Windows operating systems, Fabric7 is aiming for the sweet spot in the mid-range enterprise server market.

But the company's offerings are not just vanilla x64 servers. With its Q-Par hardware partitioning capability, Fabric7 systems can dynamically carve the eight-socket server into two four-socket servers or four two-socket servers. Until the company made hardware partitioning available on their x64 systems, this capability was restricted to high-end mainframes, typically RISC machines running some flavor of Unix. Hardware partitioning is an efficient mechanism for sharing computational resources within a single box and avoids the performance penalty associated with software virtualization. However, software virtualization can run on top of the hardware partitions, adding another layer of resource sharing.

Resource virtualization allows datacenters to consolidate hardware, while increasing flexibility. The growing popularity of this model is encouraging the IT industry to focus on the type of architecture that can best accommodate it. Customers are starting to wonder if they can get a different dimension of computational performance and I/O throughput with a smaller collection of fat nodes rather than with a larger collection of skinny nodes.

“Traditionally, or for the past several years, it's been a build-out of lots of little 1U pizza boxes,” explains Bryan Sweeley, VP of marketing at Fabric7. “Customers have been very successful taking their applications and breaking them down to run across hundreds or thousands of servers. Now we are starting to see the pendulum swinging back again — people are looking at larger SMP and larger memory footprints.”

Larger SMP systems can make sense for HPC workloads as well. The recent deployment of Tokyo Tech's 38-teraflops TSUBAME supercomputer, which consists of 655 Sun Fire X4600 machines, is an example of building a large high performance system from a relatively small number of fat nodes. The fewer the nodes, the less you have to rely on expensive I/O switches and comparatively slow system interconnects to shuttle data around. A smaller number of boxes also means fewer individual pieces of hardware and software to manage and maintain.

The Tokyo Tech machine has not escaped the notice of other supercomputer users who are exploring different ways of scaling out systems. Sweeley revealed that Fabric7 has been contacted by a number of unnamed HPC users wanting to know more about what the company can offer.
 
“We've had some calls from the HPC crowd and have a couple of prospects cooking,” says Sweeley. My sense is that there is a trend developing in HPC to move towards the larger SMP footprints. And so the conversations we're having with some of the supercomputing installations tend to be focused around that.”

A single eight-socket machine may be powerful enough to run some types of industrial HPC applications such as electronic design automation (EDA). One of Fabric7's customers, Magma Design Automation, needs the large memory space — in their case 64 GB — to support their EDA applications. The larger memory footprint is used to improve performance for their full chip design runs. Less demanding test runs may require a hardware partition of only two processors and this can be reconfigured on the fly in 10 minutes.

Though both the Sun and Fabric7 systems share the same eight-socket Opteron architecture, the resemblance basically ends there. Besides the hardware partitioning capability, the other big feature of Fabric7 machines is their high-performance network I/O, that is, the fabric. It uses four HyperTransport links for I/O, as compared to two for the Sun Fire X4600.

On the Q160, Fabric7's high-end machine, the native interconnect supports both Ethernet and Fibre Channel. According to the company, the fabric supports 128 Gbps of non-blocking, switched I/O that provides up to 40 Gbps bandwidth to the processor and memory complex. The switched I/O can be extended across the fabric to provide 30 Gbps of Ethernet (or 16 Gbps Fibre Channel) between chassis or across sites. A software switch can dynamically reconfigure the Fibre Channel and Ethernet bandwidth, creating a flexible interconnect. For many enterprise applications, this is probably more networking capability than they can use. But to the extent that I/O is important for HPC applications, Fabric7's implementation of a high performance, flexible network makes for an interesting differentiator.

“Our fabric is a blend of 10 Gigabit Ethernet with a low-latency InfiniBand-like technology, says Sweeley. “On top of that, we can run Fibre Channel over the same fabric. For the HPC folks, we have more networking capability than they've seen from anyone else.”

Both Sun and Fabric7 are following the AMD Opteron/HyperTransport technology roadmap pretty aggressively. These companies are pushing the envelope with their 16-core offering, although this represents only a fraction of what will be possible in the next year or two . When the Opterons go quad-core in 2007, OEMs will be able to build 32-core SMP servers. When another HyperTransport link is added, the number of supported sockets will go from 8 to 32, allowing for the possibility of a 128-core machine. With Sun scaling up its Opteron systems, Fabric7 will face some tough competition from a Tier 1 OEM. But the team at Fabric7 seems comfortable with the prospect.

“Right now Sun and Fabric7 are the only two vendors with an eight-socket Opteron [system],” says Sweeley. “That's a healthy competitive environment.”

As far as Fabric7 pursuing the high performance computing market more aggressively, that probably depends on how the larger SMP machines are perceived by HPC users over the next six to eighteen months. The company certainly seems open to the possibilities. When asked about what Fabric7 offers high performance computing, Sharad Mehrotra, the company's president, CEO and founder, had this to say:

“Fabric7 does think that the pendulum will swing back towards larger SMP servers. The Tokyo Tech example is the lighthouse that is making heads turn and prompting people to question the conventional wisdom of today. Fabric7's implementation of hardware partitioning across its entire product line, provides HPC users with the flexibility to move quickly from small SMP to large SMP configurations in a matter of minutes. Additionally, the switched, virtualized I/O capability available in our larger system, the Q160, provides customers the flexibility in network infrastructure that is required to keep up with the variable compute needs of the processing farm. We believe that the HPC world will shift from 'grid' to 'fabric' computing in the future as the benefits of our approach become more apparent with real-world deployments.”

—–

We will be providing an extended interview with Fabric7 CEO Sharad Mehrotra during our special coverage of the LinuxWorld Conference and Expo, which takes place August 14 – 17, in San Francisco, California.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SIA Recognizes Robert Dennard with 2019 Noyce Award

November 12, 2019

If you don’t know what Dennard Scaling is, the chances are strong you don’t labor in electronics. Robert Dennard, longtime IBM researcher, inventor of the DRAM and the fellow for whom Dennard Scaling was named, is th Read more…

By John Russell

Leveraging Exaflops Performance to Remediate Nuclear Waste

November 12, 2019

Nuclear waste storage sites are a subject of intense controversy and debate; nobody wants the radioactive remnants in their backyard. Now, a collaboration between Berkeley Lab, Pacific Northwest National University (PNNL Read more…

By Oliver Peckham

Using HPC and Machine Learning to Predict Traffic Congestion

November 12, 2019

Traffic congestion is a never-ending logic puzzle, dictated by commute patterns, but also by more stochastic accidents and similar disruptions. Traffic engineers struggle to model the traffic flow that occurs after accid Read more…

By Oliver Peckham

Mira Supercomputer Enables Cancer Research Breakthrough

November 11, 2019

Dynamic partial-wave spectroscopic (PWS) microscopy allows researchers to observe intracellular structures as small as 20 nanometers – smaller than those visible by optical microscopes – in three dimensions at a mill Read more…

By Staff report

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quantum annealing) – ion trap technology is edging into the QC Read more…

By John Russell

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researcher Read more…

By Jan Rowell

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. Th Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed ins Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Spending Spree: Hyperscalers Bought $57B of IT in 2018, $10B+ by Google – But Is Cloud on Horizon?

October 31, 2019

Hyperscalers are the masters of the IT universe, gravitational centers of increasing pull in the emerging age of data-driven compute and AI.  In the high-stake Read more…

By Doug Black

Cray Debuts ClusterStor E1000 Finishing Remake of Portfolio for ‘Exascale Era’

October 30, 2019

Cray, now owned by HPE, today introduced the ClusterStor E1000 storage platform, which leverages Cray software and mixes hard disk drives (HDD) and flash memory Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This