The Future of User-Directed SMP Parallel Programming

By Michael Wolfe

September 1, 2006

OpenMP (http://www.openmp.org) is an open standard for C, C++, and Fortran pragmas and directives to support portable shared-memory parallel programming. The current standard is OpenMP 2.5, which was defined by a language committee comprising users and vendors, and is available on many current high performance platforms.

The OpenMP language committee is now discussing many issues regarding features to include in the next version of the standard, OpenMP 3.0. This article summarizes the proposed extensions likely to be incorporated in 3.0, more extensive issues we are working to define for inclusion in 3.0, and other issues that for one reason or another are not being discussed or were explicitly deferred until some future revision of the OpenMP standard. The general goal of the OpenMP language committee is to complete the major work for the OpenMP 3.0 standard by Supercomputing 2006 in November, and prepare it for public comment shortly thereafter.

There are several straightforward issues that will improve both the ease-of-use and efficiency of OpenMP. There is broad agreement on these features, so it's really just a matter of defining them carefully and working them into the standard. Examples include:

Loop Collapse: the OpenMP 3.0 standard will likely include a way to generate parallel code for nested loops as efficiently as if they were a single loop. The proposal will probably look something like:

        #pragma omp parallel do collapse(2) shared(a,b,c) private(i,j)
        for( i = 0; i < n; ++i ){
            for( j = 0; j < m; ++j ){
               a[i][j] = b[i][j] + c[i][j];
            }
        }

with the restriction that the loops are tightly (perfectly) nested.  The iterations of the nested collapsed loops will be scheduled as one block of n*m (in this example) iterations among the parallel threads. An alternate proposal named the loop indices instead of giving the number of loops to collapse, but this failed because it would seem to allow parallelization of nonadjacent loops.

Stack Size Control: When OpenMP parallel threads are fired up, the stack for each thread is allocated from the heap. Each implementation has a different default size for this stack. If one of these stacks overflows, such as with deeply nested routines, the application will fail. The OpenMP 3.0 standard will likely include a way for the user to set the stack size, probably using an environment variable:

        export OMP_STACK_SIZE 64M

and to query the stack size with an API routine.

Idle Thread Control: Between parallel regions, the threads created for the parallel region are usually parked somewhere. Some implementations use a busy-wait scheme, so the latency of starting the next parallel region is as low as possible. Other implementations use a sleep facility, so the threads don't interfere with other work going on in the system. We will give the user some control over the idle behavior. One issue under discussion is whether to distinguish between fine grain waiting behavior, such as at a synchronization point within a parallel region, and coarse grain waiting, such as between parallel regions. The OpenMP 3.0 standard will likely have an environment variable, OMP_WAIT_POLICY, that a user can set with values such as BUSYWAIT, SLEEP, YIELD, to get the desired behavior, though the actual wording is yet to be defined.

Multiple Internal Control Variables: The OpenMP language standard defines several “internal control variables,” settings within the implementation, which can be set and/or queried by a program or user. These include parameters like how many threads to use in a parallel region, whether nested parallelism is enabled, the default loop scheduling policy, and so on; the idle thread policy discussed above would be added to this list. The standard doesn't define what happens when a program tries to reset the value of these variables within a parallel region. This might occur, for instance, when there is a call from within a parallel region to a subroutine library that has its own parallel regions. The OpenMP 3.0 standard will likely define that each thread gets its own copy of the internal control variables, and that each team created at a parallel region inherits the values from the master thread; querying and resetting the value of any of these will be well-defined wherever it occurs.

Private Variable Master Copy: When entering a parallel region with a private variable, the standard allows for the implementation to reuse the original variable storage for the master thread's private copy. This was a performance issue, but causes no end of misunderstandings for users. The OpenMP 3.0 standard will likely disallow the storage reuse, for many reasons, not the least of which is the behavior of C++ constructors and destructors, as well as the potential for memory leaks with C pointers and Fortran allocatables.

Unsigned int: OpenMP 2.5 allows 'int' types for parallel loop index variables. C and C++ also have 'unsigned' types, as well as 'long' and sometimes 'long long'. The OpenMP 3.0 standard will likely allow any supported integer datatype as a loop index.

Static schedule: The simplest loop schedule is the static schedule, defined such that the iterations are divided into chunks of approximately equal size, and each thread gets at most one chunk. Given four threads, the schedule for the following loop

        for( i = 0; i < 10; ++i ){
            dowork(i);
        }

could be 3/3/3/1 (three threads get 3 iterations, the last thread gets 1 iteration), 3/3/2/2, 4/4/2/0, or even 1/4/4/1. There was some discussion that allowing an implementation more freedom would let it align the chunks to cache line boundaries, avoiding false sharing between processors and improving performance, even though unbalanced. However, the OpenMP user community requested a more strict definition, to allow users to place the NOWAIT directive between loops, allowing early finishing threads to continue to the next loop. The static schedule will likely be defined such that only the first schedule listed above will be compliant in OpenMP 3.0.

In addition to these straightforward issues, there are a number of nontrivial issues the OpenMP language committee is working to address. Some of these are potentially very important to the future success of OpenMP, but they are difficult to define and in some cases may conflict with certain vendor-defined extensions to OpenMP. These are issues that the OpenMP language committee would like to include in OpenMP 3.0, but which require extensive work and discussion, which is ongoing. Examples include:

Task Queues: The Intel compiler has for some years had a task queue facility, whereby a program can define a block of work that can be enqueued on a queue of tasks and executed in parallel with other tasks. This is quite good for parallelism across linked list members, for example, or for a recursive traversal of a data structure. One proposal looks much like the following:

        #pragma omp taskqueue private(ptr) shared(head)
        {
            for( ptr = head; ptr; ptr = ptr->next ){
                #pragma omp task capture(ptr)
                { handle(ptr); }
            }
        }

There is quite a lot of active discussion about the details of this issue, such as when a thread that starts a task can enqueue more tasks, whether a thread that starts a task can pause and start a different task, whether a task that was paused can be picked up and continued by a different thread, whether a task that has created threads needs to wait at the end of the routine in case the subtasks refer to any local state of that routine. The real problem is the thread-centric execution model of OpenMP and a mismatch with a tasking model. This is possibly the biggest change that may be included in OpenMP 3.0, and arguably the most generally useful.

Constructors and Destructors: The standard is very lax in defining when C++ constructors and destructors are invoked for private variables. The OpenMP 3.0 standard may include a much more detailed definition.

Memory Model: There is a memory model in the OpenMP 2.5 specification, but it really needs to be carefully revised. There is general agreement that this should be included in the OpenMP 3.0 specification, but time constraints on the proposed release schedule for the standard may cause this to slip to a future revision.

Schedule Kinds: Loop schedules in OpenMP 2.5 are static (each thread gets fixed chunks of the same size), dynamic (also called self-scheduling in the literature), guided (guided self-scheduling in the literature), and runtime (let the user decide at runtime using an environment variable). As mentioned above, OpenMP 3.0 will likely include tightening up the definition of the static schedule. In addition, some new loop schedule types are under discussion:

  • Affinity scheduling, which the IBM compiler implements, and which prefers to keep similar chunks on the same threads across loops, hoping for cache locality.
  • Auto scheduling, which uses a runtime mechanism to re-balance the load between threads across multiple executions of the same loop.
  • Named schedules, which allow a user to reuse a schedule across multiple loops, again to control load balance or cache locality.
  • General block schedule, which allows a user to define how many iterations are allocated to each thread, as flexible as possible.

Fortran Allocatable, Assumed Shape: OpenMP 2.5 does not allow Fortran allocatables or assumed shape arrays in all places where it might make sense. This may be addressed in the OpenMP 3.0 standard.

Conclusion

Clearly there are a large number of issues the OpenMP language committee is actively working on for OpenMP 3.0 and many additional issues they are considering for future versions. OpenMP has been quite successful as a de facto SMP parallel programming standard since the first revision of the standard was released in 1997. Almost every major compiler supplier supports OpenMP, and a large number of ISV and proprietary applications have been parallelized for shared-memory systems using OpenMP, including many mainstream technical applications in MCAE, CFD, computational chemistry, and geophysical processing.

A significant part of the appeal of OpenMP is its incremental nature, which allows developers to parallelize small portions of an application. However, OpenMP is also designed to enable entire applications to be parallelized in a comprehensive way. For this reason, I expect OpenMP will continue to be appealing to an ever broadening set of developers looking to parallelize applications for today's multi-core processors.

—–

Dr. Wolfe has 30 years professional compiler experience in both academia and industry, and has been with The Portland Group (PGI) for the past ten years. He has many publications, including two books, on high performance and parallel compiler optimizations and serves as PGI's representative on the OpenMP Architecture Review Board.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This