Evaluating Application Performance on Big Iron

By Nicole Hemsoth

March 8, 2007

Lenny OlikerFour years ago, a group of scientists from the U.S. Department of Energy's Lawrence Berkeley National Laboratory and Princeton Plasma Physics Laboratory began to undertake what would become one of the most comprehensive performance evaluations of supercomputers. The project, led by Lenny Oliker at Berkeley Lab, has produced findings that not only illustrated the strengths and weaknesses of various high-performance computing architectures, but also pinpointed bottlenecks in scaling applications for petascale computing down the road.

The team ran six scientific codes that represented a wide range of research disciplines on each of the six supercomputers. The systems were Bassi and Jacquard from Lawrence Berkeley National Laboratory, Jaguar and Phoenix from Oak Ridge National Laboratory, Blue Gene/L from Argonne National Laboratory and another Blue Gene/L from IBM Thomas J. Watson Research Center.

Bassi is an IBM Power5 system with 888 compute processors (111 8-way nodes) that runs on AIX. Jacquard contains 640 single-core AMD's Opteron processors (320 2-way nodes), running Linux 2.6.5., while Jaguar features 14,400 dual-core Opteron processors (5,200 2-way nodes) and running Catamount. Pheonix is a vector-based Cray X1E system containing 768 processors (96 8-way MSP nodes) and runs UNICOS.mp. The Blue Gene/L at Argonne is an IBM PowerPC 440-based system with 2,048 processors (1024 2-way nodes) and runs SuSE Linux OS (SLES9). The Blue Gene/L at IBM's research center contains 40,000 processors.

The codes had been used in six areas of research: magnetic fusion (GTC), fluid dynamics (ELBM3D), astrophysics (Cactus), high-energy physics (BeamBeam3D), materials science (PARTEC) and AMR gas dynamics (HyperCLaw).GTC_electrostatic_potential_field.JPG

After publishing in journals and conferences and garnering kudos along the way, Oliker and his team is set to win another recognition. The IEEE International Parallel and Distributed Processing Symposium plans to present the scientists with a Best Paper award in the applications track on March 28 in Long Beach, California.

The paper's co-authors are Andrew Canning, Jonathan Carter, Costin Iancu, Michael Lijewski, Shoaib Kamil, John Shalf, Hongzhang Shan and Erich Strohmaier from Berkeley Lab, Stephane Ethier from the Princeton Plasma Physics Laboratory and Tom Goodale from Louisiana State University.

Oliker, whose other research interest includes examining the possibility of using embedded processor technologies to develop energy-efficient supercomputers, sat down recently to talk about the research and what got him started on evaluating these high-performance systems.

HPCwire: What contributions does your research make to the HPC community?

Lenny Oliker: If you go to the literature today and look for comparisons on how the machines differ from one another, there is surprisingly little information out there. Detailed application analysis is critical as it reveals algorithmic limitations to scalability and cases where a particular code is poorly suited to an architectural feature. Head-to-head comparison of applications across architectures provides invaluable insight into the suitability of a given type of machine for a particular class of scientific method. Our current goal is to understand limitations of scaling into the petaflop regime, as this is a very important thrust in HPC today.

HPCwire: Challenges along the way?

Oliker: In order to have a good experiment, we needed to have realistic scientific applications. Ones that scientists say, yes, this is how we would run it. It's a moving target when you work on different applications which are constantly being developed and refined. This is an effort that requires a large group of folks from disparate backgrounds in order to make the numbers meaningful. A key part of this is in gathering codes from a variety of computational areas. Also, you want to feel like you are doing justice to each of the different flavors of architectures. As you move codes from machine to machine, it's not just a process of running the codes and entering different numbers. You are looking at problems that can be addressed for each type of the machines and thinking about how to best use those resources.

HPCwire: What prompted you to undertake this project?

Oliker: The way this project got started was with Earth Simulator. When it went on line in 2002, it was the most powerful computer in the world and stayed on the TOP500 list five consecutive times. It was a shakeup of the United States supercomputing community. I was part of the U.S. team that was able to gain access to Earth Simulator, and I took several trips to Japan. It started a great collaboration with a number of application scientists here at Berkeley Lab as well Livermore Lab and Princeton. Once we generated baseline data based on these evaluations, we've continued exploring the latest supercomputing trends, with numerous publications along the way.

HPCwire: What are the key findings?

Oliker: We have numerous results demonstrating the tremendous potential of modern parallel vector systems. But we also found that the imbalance in speed between scalar and vector core on the Cray X1 has a big negative impact on the performance of some other applications. In terms of superscalar systems, our studies show encouraging data that the slide in the sustained performance of microprocessor cores is not irreversible if architects are willing to invest the effort to address the bottlenecks of scientific applications. For instance, the IBM Power5 often shows execution efficiency over its Power3 and Power4 predecessors, thanks to dramatically improved memory bandwidth and increased attention to latency hiding through advanced prefetch features.

HPCwire: What's next?

Oliker: Our work is a moving target, as there is constant evolution in the application algorithms and supercomputing systems. Currently, we are in the midst of a major paradigm shift, as multi-core processors are increasingly used as HPC building blocks. Understanding how to best utilize vast numbers of simpler processors will be a major challenge to both high-end computing and the commercial world. We are also interested in broadening our code base to include the increasingly complex numerical approaches being employed, such as adaptive mesh refinement techniques. Although many methods used today rely on regularly structured computations, emerging multi-scale applications will require irregular and dynamically evolving simulations. We plan to continue our research to help characterize the behavior of these emerging techniques.

—–

To read more about the research, visit http://crd.lbl.gov/~oliker/papers.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing components with Intel Xeon, AMD Epyc, IBM Power, and Arm server ch Read more…

By Tiffany Trader

SIA Recognizes Robert Dennard with 2019 Noyce Award

November 12, 2019

If you don’t know what Dennard Scaling is, the chances are strong you don’t labor in electronics. Robert Dennard, longtime IBM researcher, inventor of the DRAM and the fellow for whom Dennard Scaling was named, is th Read more…

By John Russell

Leveraging Exaflops Performance to Remediate Nuclear Waste

November 12, 2019

Nuclear waste storage sites are a subject of intense controversy and debate; nobody wants the radioactive remnants in their backyard. Now, a collaboration between Berkeley Lab, Pacific Northwest National University (PNNL Read more…

By Oliver Peckham

Using HPC and Machine Learning to Predict Traffic Congestion

November 12, 2019

Traffic congestion is a never-ending logic puzzle, dictated by commute patterns, but also by more stochastic accidents and similar disruptions. Traffic engineers struggle to model the traffic flow that occurs after accid Read more…

By Oliver Peckham

Mira Supercomputer Enables Cancer Research Breakthrough

November 11, 2019

Dynamic partial-wave spectroscopic (PWS) microscopy allows researchers to observe intracellular structures as small as 20 nanometers – smaller than those visible by optical microscopes – in three dimensions at a mill Read more…

By Staff report

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quantum annealing) – ion trap technology is edging into the QC Read more…

By John Russell

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. Th Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed ins Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Spending Spree: Hyperscalers Bought $57B of IT in 2018, $10B+ by Google – But Is Cloud on Horizon?

October 31, 2019

Hyperscalers are the masters of the IT universe, gravitational centers of increasing pull in the emerging age of data-driven compute and AI.  In the high-stake Read more…

By Doug Black

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This