Compiling for Application Performance on AMD Opteron

By Stanislav Mekhanoshin

March 23, 2007

Currently, the market offers a variety of powerful x86 compatible servers and workstations, including modern 64-bit solutions based on AMD64 or Intel Xeon CPUs. To extract maximum performance from these new systems, you need to choose a proven optimizing compiler suitable for your platform. Then, by understanding how to use the compiler, you will be able to accelerate the performance of your applications.

Targeting the hardware

The x86 world has made a long journey from the first 8086 16-bit CPU to the current powerful x64 servers and workstations. While trying to make new systems backward compatible, enhancements were made to every architectural area along the way. This backward compatibility may create the incorrect perception that there is no performance difference in compiling an application for older hardware, rather than for a specific CPU or system. Still, almost every new generation of CPUs provides a new set of unique features to improve application performance. Some of the features work automatically. However, others need to be enabled explicitly in favor of backward compatibility.

Those changes include, but are not limited to, whole new instruction sets, such as the Streaming SIMD Extensions (SSE) that were introduced in Pentium III. A newer version, SSE2, became available in Pentium IV. SSE2 is also available in every AMD Opteron CPU (and in fact the whole AMD K8 family). Later on, SSE3 and the more recent SSE4 instruction sets were introduced. SSE(2-4) supports new integer and floating point registers; and with the advent of AMD64, a 64-bit architecture which extends the available addressable memory and provides access to 64-bit calculations.

A huge amount of work is done in every modern HPC-oriented compiler to allow your application to extract significant performance for a specific architecture. For instance, many compilers include a processor target option and a processor architecture option to obtain the best performance for a particular CPU. To optimize your 64-bit application, you usually need to specify these options during compilation.

Setting optimization levels

Several compiler optimization levels are usually available for the programmer. Use the highest optimization, unless it exposes some significant programming errors in your code.

Besides basic optimization levels, several additional optimization options are usually available, which are less safe or more resource consuming. Use of those options can further improve speed of your application. Many tools conveniently collect a number of powerful and relatively safe optimizations. This is a good first step for getting the best performance out of most applications.

Aliasing

Optimizing C/C++ code is more difficult with extensive use of pointers in your source code. By default, a compiler can only make few assumptions about program's data usage, thus inhibiting many optimizations. Often, an option to set assertions about aliasing (i.e., pointer usage) within the program allows the compiler to be more aggressive in its optimizations.

If you are confident that your program is written without pointer tricks, try to maximize aliasing assertions. Be careful though; the compiler will not warn you if the assumption is wrong. If your program follows the standard ANSI aliasing rules you may expect good result with no correctness problems.

Floating point calculations

If you use a lot of library calls in performance critical program sections, consider using optimized libraries. There are several possible sources of standard optimized code, such as compiler intrinsics or optimized libraries. In most cases, there is a trade-off between increased performance and the loss of both arithmetic exceptions information and errno variable values. For many applications, this is a reasonable trade-off.

If your program includes floating point calculations, you have additional options above and beyond using optimized libraries, such as relaxing floating point precision and runtime exceptions with floating point expressions. Again, in most cases this assumption is reasonable, allowing better optimization of floating point code. However, use of these options may result in some loss of standards conformance for floating-point operations and possible numerical differences.

SSE also includes Single Instruction Multiple Data (SIMD) instructions. These instructions allow the CPU to process several data values concurrently within one operation. Modern compilers are capable of generation SIMD operations by looking for suitable operations and vectorizing them whenever possible. Applications that benefit the most with SIMD instructions are those which perform a large number of floating point calculations.

Memory intensive programs

A lot of modern programs have to deal with large arrays. While CPUs continue to make significant performance leaps, the performance of memory has not kept the same pace. This creates a common problem; a CPU must wait for data from memory, reducing the performance of the application. Such programs are called memory bound (as opposed to CPU bound, where the CPU speed is the bottleneck). This situation is aggravated with SIMD which requires more data to process. Several solutions are available to mitigate against these circumstances.
 
First is prefetching. Memory accesses that fill high-speed cache memory can be done in parallel with computations. The heuristics used to fill the cache in advance are speculative and might not always fetch the data actually needed. In that case, prefetching can degrade performance by pushing needed data out of the cache. In most cases, you can enable the generation of prefetch instructions and regulate how aggressively the compiler generates prefetches through a setting option.

The AMD CPUs implement special 3DNow! instruction extensions, including support for memory write prefetches. Generation of the code for an AMD-only architecture may allow a program to use store prefetches, while making your executable incompatible with non-AMD platforms.

In many situations, memory access performance depends on a program's memory layout. If you use the malloc function in your program, be aware that there are various versions, some which are perform better than others. Determining factors include the use non-thread safe libraries in a single threaded application and the balance of allocation speed, density and alignment (such as libbsdmalloc.so, which is available on Solaris for faster but less dense allocations).

With 64-bit architectures, applications can access more memory than ever and have additional hardware resources, such as more registers and additional instructions. While there are a lot of benefits with 64-bit applications, there are some downsides as well. For example, 64-bit applications are not always faster than 32-bit ones. In 64-bit mode, each pointer has a 64-bit address, even if your program is far from using 4GB of memory. This means your pointers are twice as wide as 32-bit ones. This is not usually a problem unless you have a lot of them, in which case, your program may become slower due to swapping and memory cache misses. If your program uses large arrays of pointers, 32-bit mode can be more efficient.

Flat-profile programs

If your program consists of many small functions, all called frequently (so called flat-profile programs), several optimizations can be done to improve its performance.

The cost of a function call becomes non-trivial in such conditions. Each function normally has a frame pointer, which is a special stack structure that helps to manage the function's data. Without frame pointers, debugging can become more difficult.  On the other hand, if you choose not to use frame pointers you free one general purpose register. Also a shorter prologue can be generated for a function, making its execution faster. Almost any compiler gives you a way not to use frame pointers.

Another way to optimize these types of programs is with the use of inlining and inter-procedural optimizations (IPO). While compilers do inlining by default, their ability to do it depends on function visibility. Optimizations can be much more effective if the compiler has access to the full project source, so it can inline a function called in one source file and define it in another. Function inlining removes time-consuming function calls, replacing them with the code segments within those functions. Thus, use of inter-procedural optimizations can lead to significant performance gains. Many compilers support inter-procedural optimizations.

However, it is not always beneficial to use inter-procedural optimization, since it will increase the code size, possibly creating problems with memory utilization.

Two-stage compilation

The optimization techniques discussed so far are selected by analyzing the source code. Two-stage compilation takes into account the actual program's data to help the compiler make further improvements. If the compiler knows the typical program's data, it can restructure the code to improve performance for default use cases. Some, but not all, modern compilers are able to use this kind of optimization. The possible performance benefits are high, but require additional effort.

To use this optimization you need to provide the compiler with representative data samples. It should be very similar to the actual data that will be used and small enough to keep compilation time reasonable.
For example, with Sun Microsystems’ Sun Studio 11 tool, you can generate a “compiler training run”, compile a program with the same options that you plan to use in production, adding -xprofile=collect:./feedback option. Then, you can run the executable using sample data to get the subdirectory ./feedback.profile. The data collected will be used later for optimization. Now recompile everything with the same options but replacing “collect” with “use”, as in -xprofile=use:./feedback. The compiler will use data from ./feedback.profile to direct its optimizations.

Conclusion

While applications will benefit by running on faster hardware, proper use of compiler technology will have a substantial impact on runtime performance. New instructions, additional registers, and cache characteristics of new architectures, such as AMD Opteron, can be exploited with a step-wise approach based on your application footprint. Understanding how modern compilers can be used will allow users to maximize the performance of your application.

—–

About The Author

Stanislav Mekhanoshin is the team lead of the Sun Studio Opteron Performance team. The team is based at the Sun Saint Petersburg Development Center in Russia. The main goal of the team is to improve the performance of code produced by the Sun Studio compilers for the x86 platform, and especially for Sun's Opteron based systems. Stanislav graduated from Saint-Petersburg State Technological University in 1995 with a masters degree in computer science. Prior to joining Sun, Stanislav worked on various software technologies in Russia — including database, speech recognition, and programming for mobile devices.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC19 Student Cluster Competition: Know Your Teams

November 19, 2019

I’m typing this live from Denver, the location of the 2019 Student Cluster Competition… and, oh yeah, the annual SC conference too. The attendance this year should be north of 13,000 people, with the majority attende Read more…

By Dan Olds

Top500: US Maintains Performance Lead; Arm Tops Green500

November 18, 2019

The 54th Top500, revealed today at SC19, is a familiar list: the U.S. Summit (ORNL) and Sierra (LLNL) machines, offering 148.6 and 94.6 petaflops respectively, remain in first and second place. The only new entrants in t Read more…

By Tiffany Trader

ScaleMatrix and Nvidia Launch ‘Deploy Anywhere’ DGX HPC and AI in a Controlled Enclosure

November 18, 2019

HPC and AI in a phone booth: ScaleMatrix and Nvidia announced today at the SC19 conference in Denver a joint offering that puts up to 13 petaflops of Nvidia DGX-1 compute power in an air conditioned, water-cooled ScaleMa Read more…

By Doug Black

HPE and NREL Collaborate on AI Ops to Accelerate Exascale Efficiency and Resilience

November 18, 2019

The ever-expanding complexity of high-performance computing continues to elevate the concerns posed by massive energy consumption and increasing points of failure. Now, the AI Ops collaboration between Hewlett Packard En Read more…

By Oliver Peckham

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first planned U.S. exascale computer. Intel also provided a glimpse of Read more…

By John Russell

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutting for the Expo Hall opening is Monday at 6:45pm, with the Read more…

By Tiffany Trader

Top500: US Maintains Performance Lead; Arm Tops Green500

November 18, 2019

The 54th Top500, revealed today at SC19, is a familiar list: the U.S. Summit (ORNL) and Sierra (LLNL) machines, offering 148.6 and 94.6 petaflops respectively, Read more…

By Tiffany Trader

ScaleMatrix and Nvidia Launch ‘Deploy Anywhere’ DGX HPC and AI in a Controlled Enclosure

November 18, 2019

HPC and AI in a phone booth: ScaleMatrix and Nvidia announced today at the SC19 conference in Denver a joint offering that puts up to 13 petaflops of Nvidia DGX Read more…

By Doug Black

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Exascale Computing Project (ECP), Diachin is also... Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This