Bits and Bytes From IDF

By Michael Feldman

April 20, 2007

The semi-annual Intel Developer Forum (IDF) took place in Beijing, China this week, a venue chosen to signify the importance of China to Intel. Not only is the Chinese IT market one of the most rapidly growing in the world, but Intel also has very large business commitments there. Currently, the company employs over 6000 employees in the country and has substantial investments in R&D and microprocessor assembly and testing. Intel recently announced they're building a $2.5 billion 300mm wafer fab in Dalian, bringing the company's total stake in China to 3.8 billion. So yes, China is important to them.

The IDF event gives Intel the opportunity to keep its customers and partners happy and titillate industry watchers. For those of us with limited travel budgets, Intel supplied an analyst/press phone briefing of the Beijing proceedings, hosted by Sean Maloney, Intel's chief sales and marketing officer. Although no big announcements were forthcoming at IDF, the company managed to pique my interest in a few areas.

Since Intel is between its “tick-tock” product cycle, having released most of the Core 65nm “tock” offerings, a lot of the talk at IDF was looking at the upcoming “tick” products — the Penryn processor family. With initial product releases scheduled for the latter half of this year, the Penryn processors will be implemented on the companies recently announced 45nm High-K plus metal gate silicon process technology. And just in case anyone has forgotten about the importance of this technology in the past few months, Maloney reminded us:

“We believe we've achieved a significant breakthrough in transistor technology by developing the High-K metal gate transistors … the biggest breakthrough in transistor technology in the last 40 years.”

The shrink to 45nm will give the Penryn products twice the transistor budget of the 65nm products and support higher clock speeds, lower power, or some combination of the two. It looks like Intel will be pushing the clock whenever possible. The company provided some preliminary benchmarks with a pre-production 3.3 GHz processor with a 1600 MHz front side bus. For HPC and workstation systems running bandwidth-intensive applications they achieved a 45 percent performance increase compared to the current quad-core Intel Xeon X5355 processor. Not bad, but there was no mention of the benchmark being used.

The new cores will also support 47 new SSE4 instructions, which are designed to accelerate applications involving digital media processing, memory-intensive workloads, HPC workloads and text searching, to name a few. According to Intel, SSE4 is their largest ISA extension in terms of scope impact since SSE2. Jon Stokes details some of the new capabilities of the SSE4 technology in an article published in Ars Technica.

The new 45nm “tock” offerings, represented by the Nehalem processor family, is slated to start production in 2008. These chips will contain up to 8 cores. Simultaneous multi-threading, an evolution of Intel's Hyper-threading technology, will also be included in the Nehalem cores. At least some of the these processors will include a new system interconnect (presumably Intel's forthcoming Common System Interconnect) as well as on-chip memory controllers, an architecture that mimics AMD's Opteron processor.

Speaking of the Common System Interconnect (CSI), on Tuesday at the Gelato ICE conference in San Jose, Intel released a few details about how this technology will fit into their Itanium roadmap. According to Jim Fister in Intel's Digital Enterprise group, Tukwilla, the four-core Itanium processor slated for 2008, will be the first chip to incorporate CSI, replacing the front-side bus that has been the mainstay of Intel processors. EETimes has posted a nice article from Rick Merrit about this topic.

Back to Beijing. In another nod to AMD design, Intel outlined its QuickAssist technology, which appears to be an evolution of their Geneseo initiative. QuickAssist will work analogously to AMD's Torrenza technology, allowing third-party coprocessors to link to Intel processors. In Intel's version, their interconnect platform is based on PCI Express, rather than HyperTransport. QuickAssist is designed to be used for specialized accelerators that target math-intensive, graphics, or embedded content workloads.

Maybe the biggest non-announcement announcement of the IDF event was the admission of the Intel's Larrabee technology, something that had been rumored for months now. But during Intel's press briefing, Maloney refuse to give any details on the technology, dodging every question on the topic. Here's the minimalist quote from the press release:

“Intel has begun planning products based on a highly parallel, IA-based programmable architecture codenamed 'Larrabee.' It will be easily programmable using many existing software tools, and designed to scale to trillions of floating point operations per second (Teraflops) of performance. The Larrabee architecture will include enhancements to accelerate applications such as scientific computing, recognition, mining, synthesis, visualization, financial analytics and health applications.”

The only new factoid here is that the silicon would be compatible with current Intel products. Reports from IDF about Pat Gelsinger's comments on Larrabee revealed a few more tidbits. Gelsinger, the senior vice president and co-general manager of Intel's Digital Enterprise Group, said Larrabee products would support varying numbers of processing cores, depending on the targeted application, and will be based on the x86 ISA.

In the past, industry analysts had speculated that Larrabee referred to some kind of high-end GPU silicon that would go head-to-head with AMD and NVIDIA graphics processors that are aimed at GPGPU (general purpose processing with GPUs) workloads. But Gelsinger dismissed the GPGPU model, stating that graphics processors are not general purpose.

“[T]his will end the GPGPU debate,” wrote Gelsinger in a blog entry posted on Tuesday. “Solving the programmability of any such highly parallel machines is the key problem and IA programmability is the solution.”

In any case, the Larrabee technology may end up looking similar to the GPGPU platforms envisioned by AMD and NVIDIA, namely, processors that incorporate elements of CPUs with elements of GPUs. Reading between the lines, it looks like Intel could be thinking of a multicore streaming SIMD architecture based on their native SSE instruction set — think multiple SSE units. The SIMD cores could be isolated on their own die or mixed with non-SSE x86 silicon in some fashion. However it's implemented, Larrabee looks like the basis of a hardware platform designed to run RMS (Recognition, Mining, and Synthesis) applications, Intel's vision of next-generation workloads for 2010 and beyond.

—–

As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at [email protected].

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire