IBM Enters Petascale Era with Blue Gene/P

By Michael Feldman

June 29, 2007

This week at the International Supercomputing Conference (ISC) in Dresden, Germany, IBM unveiled its next-generation Blue Gene architecture — Blue Gene/P. The new model is intended for users looking for petaflop-level computing and beyond. Like its Blue Gene/L predecessor, Blue Gene/P is targeted for big science applications and the very highest end of commercial HPC. According to IBM, Blue Gene/P is two and a half times more powerful than the Blue Gene/L generation and requires only slightly more power. A relatively modest two-rack Blue Gene/P configuration that IBM deployed in-house ended up as number 31 on the new Top500 list announced this week.

The previous-generation Blue Gene/L machines represent some of the fastest systems in the world. The Lawrence Livermore system currently holds the top spot on the Top500 list and a number of other Blue Gene/L installations are scattered throughout the list. But this is the end of the line for Blue Gene/L. IBM manufacturing will now switch over to the P line. Blue Gene/L purchases currently in the pipeline represent the last machines of the first generation.

The Blue Gene/P architecture is based on a quad-core PowerPC 450 ASIC chip, where each chip is capable of 13.6 gigaflops. A compute node includes the ASIC chip along with 2 GB of SDRAM DDR2 memory. Thirty-two of these nodes are aggregated onto a board and 32 of the boards are placed in a 6-foot high rack. The result is a 4096-core rack, which provides 13.9 teraflops (peak) of processing power. This represents the smallest Blue Gene/P system you can buy.

Although the original Blue Gene/L was dual-core, it did not implement cache coherency in the hardware. By contrast, Blue Gene/P is designed around cache coherent quad-core chips, so they can be treated as SMP nodes in the same manner as any multicore-based commodity cluster. This makes the new Blue Gene more suitable for multithreaded workloads based on standard software technologies like OpenMP.

Compared to Blue Gene/L, the new generation uses slightly faster PowerPC processors (850 MHz versus 700 MHz) and twice as many cores per chip (4 versus 2). L3 cache has been doubled from 4 MB to 8 MB and main memory per compute node has been quadrupled from 512 MB to 2 GB. Main memory bandwidth has also increased — from 5.6 to 13.6 GB/sec. In addition, the 3-D Torus and Tree networks have been upgraded, essentially more than doubling the bandwidth and cutting latencies in half. The increased capabilities provide a 2.4x increase in performance over Blue Gene/L, using roughly the same floor space and slightly more power.

A single 13.9-teraflop Blue Gene/P rack draws just 40 kilowatts, yielding 0.35 gigaflops/watt — possibly the best performance/watt metric of any general-purpose computing system on the planet. SiCortex’s MIPS-based cluster systems come close at around 0.32 gigaflops/watt. For comparison, Blue Gene/L offers a lower, but very respectable, 0.23 gigaflops/watt. Most x86-based high performance computing systems are an order of magnitude lower than that. As users build Blue Gene/P systems that scale to hundreds of teraflops and beyond, power efficiencies become even more critical.

And while not every customer will use Blue Gene/P to build petaflop systems, IBM anticipates at least one customer will put enough Blue Gene/P racks together to reach a sustained (Linpack) petaflop as early as next year. Apparently IBM has a few prospects that are considering purchasing the 80 or so Blue Gene/P racks required to build a such a machine. The architecture is actually designed to scale up 256 racks, which would come close to three Linpack petaflops. However, there are few customers who would know what to do with such power, and the cost would probably be prohibitive even for that select group. IBM realizes that, although there are many HPC customers with computational problems bigger than their machines, there are only so many organizations that have the right combination of money, workload, and software experience that’s required to take advantage of machines like Blue Gene/P.

In any case, the Blue Gene/P sales pipeline is already filling up. The U.S. Dept. of Energy’s Argonne National Laboratory, Argonne, Ill., will deploy the first Blue Gene/P system this fall. Argonne’s initial Blue Gene/P system will be a 114-teraflop machine, and the lab is on track to eventually install about half a petaflop. Argonne currently has a Blue Gene/L system and will continue to operate that machine through at least 2008.

Explaining the lab’s motivation to increase their Blue Gene investment, Ray Bair, Division Director for the Argonne Leadership Class Facility said: “Blue Gene has been a resounding success for scientific computing since its inception, both for DOE’s INCITE program at Argonne National Laboratory and in diverse science programs at institutions around the world. The breadth and scale of science problems that can be addressed with Blue Gene was another important factor. IBM designed Blue Gene/P with petascale scientific computing in mind, making performance and functionality improvements from top to bottom while preserving Blue Gene’s extraordinary balance.”

Other installations are being planned as well. In Germany, the Max Planck Society and Forschungszentrum Jülich are scheduled to begin installing Blue Gene/P systems in late 2007. Other Blue Gene/P deployments are being planned by Stony Brook University and Brookhaven National Laboratory in Upton, N.Y., and the Science and Technology Facilities Council, Daresbury Laboratory in Cheshire, England.

Since the public sector is the principal source of the money for capability-class supercomputers, Blue Gene systems tend to live almost exclusively in government labs and facilities. IBM has courted Wall Street, but has not closed any Blue Gene accounts there. With the increased emphasis on power and cooling costs, IBM is hoping that a tipping point will occur at some point and commercial entities will consider Blue Gene supercomputers as cost-effective alternatives to large HPC cluster systems.

What IBM is really counting on is that a good proportion of the installed Blue Gene/L base will upgrade to Blue Gene/P. Applications should port rather easily, requiring only a recompilation. Unfortunately, the two architectures won’t interoperate; a Blue Gene/P system won’t be able to bolt onto a Blue Gene/L rack to accelerate the original system. IBM does, however, offer a trade-in program for customers looking to retire their older models and get some credit against a Blue Gene/P purchase.

Because of the scale of the architecture and the extended lifetimes of these types of supercomputers, IBM put a lot of thought into reliability and system robustness. Efficient cooling design, soldered memory, and a low number of moving parts supports a low mean time between failure (MTBF) rate. From the feedback they received from Lawrence Livermore National Laboratory, it turned out that the lab’s Blue Gene/L system had an order of magnitude better MTBF than commodity-based systems installed there. When added to the cost savings realized from the system’s power efficiency, IBM offers a fairly compelling TCO story.

This message is tougher to sell in the commercial HPC space, where customers are still very sensitive to initial acquisition costs. According to Herb Schultz, Deep Computing Marketing Manager, IBM is aiming for around ten cents per megaflop for the new Blue Gene systems, which he feels is price competitive with other non-discounted HPC systems in the industry. But with the smallest installation being a 14-teraflop system, customers are looking at $1.4 million to join the Blue Gene/P club.

“If we can get customers to look more broadly at the overall system costs — the power and cooling bill over three or four years and the costs associated with system downtime — we think Blue Gene/P looks really good,” said Schultz. “So we’re trying to get people to look beyond the initial acquisition cost and focus on the total cost of operating the machine over its lifetime.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This