HP Looks to Bring HPC Applications Up To Speed

By Michael Feldman

July 20, 2007

In the blitz of news around the International Supercomputing Conference in Dresden last month, HP revealed its multicore optimization program for high performance computing applications. HP, like every HPC computer vendor, is looking for ways to make multicore technology live up to its potential.

While x86 dual-core technology is already pervasive in the industry, quad-core processors are about to become the new standard for server nodes. And the chip vendor roadmaps are pointing to octa-core and beyond.

With AMD’s commitment to deliver their quad-core Opterons next month, both x86 vendors will now be two generations beyond single-core technology. In a sense, the introduction of quad-core technology singals the end of the single-core era. While customers were able to buy single-core x86 Xeon and Opteron processors when dual-core was the latest and greatest, as soon as quad-core becomes the new standard, single-core processors will be phased out. At that point, no one will be able to ignore the reality of “Moore’s Cores.”

Unfortunately, as core counts ratchet up, keeping those additional transistors busy becomes increasingly difficult. And keeping a lid on power use means that for some product lines, processor clock speeds are actually decreasing. So software that does not take advantage of additional cores may actually run slower than it did on older hardware. This puts pressure on manufacturers like HP, who need to offer compelling reasons for customers to upgrade their systems.

Which brings us to HP’s Multicore Optimization Program. According to Ed Turkel, manager of HP’s Product and Technology Group for the HPC Division, the program is designed to bring together a variety of products and technologies for application development on multicore-based systems. These technologies include in-house products, software tools from their partners and other technologies developed in collaboration with some of HP’s customers. Right now the program is more of a framework for what’s to come. Over time, HP expects to announce specific new products to fulfill the program’s objectives and move the HPC ecosystem forward.

Currently, HP relies on its ProLiant DL140 and DL145 servers to form the basis of the the company’s HPC cluster offerings. The DL140 is the Intel Xeon-based system; the DL145 is the AMD Opteron one. HP also offers its own version of MPI (HPMPI). HPMPI specifically optimizes for multicore by implementing CPU binding — mapping new threads to on-processor cores whenever possible, in order to take advantage of cache and the relatively speedy on-chip communication. As core counts rise past two, this feature will become even more crititcal, providing an SMP-like functionality via MPI. Along the same lines, HP has also provided multicore awareness in application scheduling. The company has tweaked Lawrence Livermore’s open source Simple Linux Utility for Resource Management (SLURM) so that when processes are scheduled, they are preferentially placed on the same processor.

HP relies mostly on their partners to provide HPC software development tools. Intel and The Portland Group offer x86 compilers, while TotalView Technologies provides debugging and analysis tools. At this point, HP is only a reseller of this software, but a complete, integrated tool suite that incorporates third-party tools is in the works. According to Turkel, HP expects to announce a product sometime around the 2007 Supercomputing Conference (SC07) in November. He says they are especially interested in offering performance characterization and optimization tools. The company has developed some of this technology in-house and has been running trials with a few select customers. HP also has their own implementation of Unified Parallel C (UPC) that they would like to see become a more important platform for HPC development.

The end game for all this is better multicore performance on the applications themselves. Today most HPC software is cluster-aware, but many HPC codes — some 20 or 30 years old — are still in single-core mode. When users ugrade their systems with new multicore hardware, they expect to see their application run faster. This is what happened in the past when increases in processor clock speeds automatically sped up the software. But to get that same performance boost on multicore processors requires that the applications become parallelized.

That creates some cultural challenges for the independent software vendors (ISVs). In general, customers expect better application performance from every software upgrade, but don’t necessarily expect to pay for the privilege. They are much more willing to pay for additional features. In the past this has encouraged ISVs to focus their development resources on feature enhancements rather than performance boosting.

Turkel says that because of customer expectations, he believes application providers are going to be under more pressure to focus on performance than they have been in the past. And HP intends to ease this transition by helping ISVs make their applications multicore-capable. Turkel notes that because HP has such a large share of the HPC cluster market (about a third), they’ve been able to maintain strong relationships with key ISVs and develop a lot of expertise within their ISV engineering team.

One issue that is complicating the transition to multicore software is the way software is purchased. A lot of ISVs license their products based on the number of threads used. Increasing the thread count to take advantage of additional cores makes the software more expensive for end-users. If performance increases are to be realized, ISVs and users are going to be forced to work through the licensing issues.

One possible way to sidestep the multicore licensing issue is with accelerators. General-purpose GPUs, FPGAs, and ClearSpeed boards can be used to provide a lot of computational density with relatively few cores (or at least few licensable units). The challenge here is that heterogenoeous processors add yet another layer of software complexity beyond clustering and scalar multicore. This has not dissuaded HP from getting involved. With both AMD and Intel offering a way to attach third party processors, via Torrenza and Geneseo, respectively, HP has a lot of options on how to exploit heterogeneous processors in their current product lineup.

Regarding accelerators, Turkel says, “[T]here’s been a lot more noise than heat. But we’re seeing the whole ecosystem for accelerators starting to come to fruition…. There is this affinity between multicore and accelerators that is going to become more and more important over time.” He says that HP has been working on acceleration stategies behind the scenes for over a year and we should expect some announcements in this area at SC07.

Right now HP’s multicore optimization program is focused on the company’s HPC offerings. Like other hardware vendors, HP sees high performance computing as a technology incubator for the rest of the IT market. Thus, they consider HPC as a strategic part of their overall product development approach. Technology that started with HPC often gets broadly adopted throughout the rest of the industry. Clusters, high-performance interconnects and workload management tools are all mainstream enterprise technologies today that grew up in HPC.

“Multicore is going to be exactly the same thing,” says Turkel. “Right now, the commerical side hasn’t quite caught on to the the fact that there’s an issue here. But they’re going to hit that wall too.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first planned U.S. exascale computer. Intel also provided a glimpse of Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutting for the Expo Hall opening is Monday at 6:45pm, with the Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This