HP Looks to Bring HPC Applications Up To Speed

By Michael Feldman

July 20, 2007

In the blitz of news around the International Supercomputing Conference in Dresden last month, HP revealed its multicore optimization program for high performance computing applications. HP, like every HPC computer vendor, is looking for ways to make multicore technology live up to its potential.

While x86 dual-core technology is already pervasive in the industry, quad-core processors are about to become the new standard for server nodes. And the chip vendor roadmaps are pointing to octa-core and beyond.

With AMD’s commitment to deliver their quad-core Opterons next month, both x86 vendors will now be two generations beyond single-core technology. In a sense, the introduction of quad-core technology singals the end of the single-core era. While customers were able to buy single-core x86 Xeon and Opteron processors when dual-core was the latest and greatest, as soon as quad-core becomes the new standard, single-core processors will be phased out. At that point, no one will be able to ignore the reality of “Moore’s Cores.”

Unfortunately, as core counts ratchet up, keeping those additional transistors busy becomes increasingly difficult. And keeping a lid on power use means that for some product lines, processor clock speeds are actually decreasing. So software that does not take advantage of additional cores may actually run slower than it did on older hardware. This puts pressure on manufacturers like HP, who need to offer compelling reasons for customers to upgrade their systems.

Which brings us to HP’s Multicore Optimization Program. According to Ed Turkel, manager of HP’s Product and Technology Group for the HPC Division, the program is designed to bring together a variety of products and technologies for application development on multicore-based systems. These technologies include in-house products, software tools from their partners and other technologies developed in collaboration with some of HP’s customers. Right now the program is more of a framework for what’s to come. Over time, HP expects to announce specific new products to fulfill the program’s objectives and move the HPC ecosystem forward.

Currently, HP relies on its ProLiant DL140 and DL145 servers to form the basis of the the company’s HPC cluster offerings. The DL140 is the Intel Xeon-based system; the DL145 is the AMD Opteron one. HP also offers its own version of MPI (HPMPI). HPMPI specifically optimizes for multicore by implementing CPU binding — mapping new threads to on-processor cores whenever possible, in order to take advantage of cache and the relatively speedy on-chip communication. As core counts rise past two, this feature will become even more crititcal, providing an SMP-like functionality via MPI. Along the same lines, HP has also provided multicore awareness in application scheduling. The company has tweaked Lawrence Livermore’s open source Simple Linux Utility for Resource Management (SLURM) so that when processes are scheduled, they are preferentially placed on the same processor.

HP relies mostly on their partners to provide HPC software development tools. Intel and The Portland Group offer x86 compilers, while TotalView Technologies provides debugging and analysis tools. At this point, HP is only a reseller of this software, but a complete, integrated tool suite that incorporates third-party tools is in the works. According to Turkel, HP expects to announce a product sometime around the 2007 Supercomputing Conference (SC07) in November. He says they are especially interested in offering performance characterization and optimization tools. The company has developed some of this technology in-house and has been running trials with a few select customers. HP also has their own implementation of Unified Parallel C (UPC) that they would like to see become a more important platform for HPC development.

The end game for all this is better multicore performance on the applications themselves. Today most HPC software is cluster-aware, but many HPC codes — some 20 or 30 years old — are still in single-core mode. When users ugrade their systems with new multicore hardware, they expect to see their application run faster. This is what happened in the past when increases in processor clock speeds automatically sped up the software. But to get that same performance boost on multicore processors requires that the applications become parallelized.

That creates some cultural challenges for the independent software vendors (ISVs). In general, customers expect better application performance from every software upgrade, but don’t necessarily expect to pay for the privilege. They are much more willing to pay for additional features. In the past this has encouraged ISVs to focus their development resources on feature enhancements rather than performance boosting.

Turkel says that because of customer expectations, he believes application providers are going to be under more pressure to focus on performance than they have been in the past. And HP intends to ease this transition by helping ISVs make their applications multicore-capable. Turkel notes that because HP has such a large share of the HPC cluster market (about a third), they’ve been able to maintain strong relationships with key ISVs and develop a lot of expertise within their ISV engineering team.

One issue that is complicating the transition to multicore software is the way software is purchased. A lot of ISVs license their products based on the number of threads used. Increasing the thread count to take advantage of additional cores makes the software more expensive for end-users. If performance increases are to be realized, ISVs and users are going to be forced to work through the licensing issues.

One possible way to sidestep the multicore licensing issue is with accelerators. General-purpose GPUs, FPGAs, and ClearSpeed boards can be used to provide a lot of computational density with relatively few cores (or at least few licensable units). The challenge here is that heterogenoeous processors add yet another layer of software complexity beyond clustering and scalar multicore. This has not dissuaded HP from getting involved. With both AMD and Intel offering a way to attach third party processors, via Torrenza and Geneseo, respectively, HP has a lot of options on how to exploit heterogeneous processors in their current product lineup.

Regarding accelerators, Turkel says, “[T]here’s been a lot more noise than heat. But we’re seeing the whole ecosystem for accelerators starting to come to fruition…. There is this affinity between multicore and accelerators that is going to become more and more important over time.” He says that HP has been working on acceleration stategies behind the scenes for over a year and we should expect some announcements in this area at SC07.

Right now HP’s multicore optimization program is focused on the company’s HPC offerings. Like other hardware vendors, HP sees high performance computing as a technology incubator for the rest of the IT market. Thus, they consider HPC as a strategic part of their overall product development approach. Technology that started with HPC often gets broadly adopted throughout the rest of the industry. Clusters, high-performance interconnects and workload management tools are all mainstream enterprise technologies today that grew up in HPC.

“Multicore is going to be exactly the same thing,” says Turkel. “Right now, the commerical side hasn’t quite caught on to the the fact that there’s an issue here. But they’re going to hit that wall too.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 13), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue’s max capacity and doubling 2016 attendee numbers), the one Read more…

By Tiffany Trader

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 13), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

  • arrow
  • Click Here for More Headlines
  • arrow
Share This