Intel Opens Up Multicore Development Library

By Michael Feldman

July 27, 2007

This week Intel once again proved it is serious about getting multicore tools into the hands of developers. On Tuesday, the company announced it was making its Threading Building Blocks (TBB) template library available to the open source community under the GNU General Public License. The library extends the C++ language in order to make it easier to write scalable, parallel applications for multicore processor environments. Intel will still sell the TBB product commercially, as well as bundle it with their own C++ compiler.

In a nutshell, the TBB template library provides high level C++ constructs for concurrency via a task-based model. This enables developers to avoid some of the thornier aspects of parallel programming, like low-level thread management and maintaining thread-safe data. By offering platform-independent methods to express parallel algorithms, declare concurrent containers (thread-safe data objects), and do scalar memory allocations, the programmer is freed from dealing with OS-level threads, locks, and mutexs. For those who need more low-level control, TBB also offers access to atomic operations and the task scheduler. Encapsulated in the implementation is the flexibility to transparently scale the level of parallelization as applications are moved to processors with more (or fewer) cores.

While early adopters of the product were impressed by its capabilities, they also had some reservations. According to James Reinders, Intel’s director of software development products, the decision to take the year-old product to the open source community was driven by customer concerns about investing in a proprietary programming model and their desire to see the software supported on a wider range of OS/hardware platforms. Although Intel has contributed to open source projects in the past and continues to do so, this represents the first time the company has moved a commercial product into the open source realm.

The fact that Intel is willing to let its software be used on non-Intel processors is an indication of the company’s interest in the multicore ecosystem. In truth, even before it went open source, TBB could run on AMD’s x86 chips as easily as Intel’s. So taking TBB to the open source community isn’t going to give its arch-rival an additional edge. For Intel, the chipmaker with the largest share of the general-purpose processor market, the calculation is that it has the most to gain from more widespread parallel software tools. When a rising tide lifts all boats, the Queen Mary benefits the most.

Generally speaking, open source has proven to be the most effective way to spread software across hardware platforms. Currently supported on x86 (32 and 64 bits) on Linux, Windows and Mac OS, TBB will soon have source builds for G5/Mac OS as well as x86/Solaris and Sparc/Solaris 10. FreeBSD source builds are also in the works. To help kickstart the TBB open source project, Reinders says that Intel will be adding engineers to the effort.

A website for the open source project has been set up at www.threadingbuildingblocks.org. And for those who want to delve even deeper, you can now buy Reinders own TBB book — Intel Threading Building Blocks, Outfitting C++ for Multi-core Processor Parallelism. This O’Reilly Nutshell Handbook is geared for the programmer who may not be conversant in concurrent programming.

However, TBB is not an all-inclusive parallel programming model. It’s specifically designed to take advantage of a multicore-based, shared memory environments, as opposed to a distributed memory model found in cluster architectures. Intel reports early success with application segments like digital content creation, animation, financial services, electronic design and automation and design simulation. At this point, the TBB implementation can scale up to 32 cores or so, giving it at least a few years of breathing room as processors catch up. There has been some interest in applying TBB to high performance accelerators like the Cell processor, GPUs or even FPGAs. However, these DMA-based architectures, with lots of parallel units for static data parallelism, are not a great fit for TBB.

Although not suitable for MPI-based applications, if users are interested in using a hybrid approach combining MPI with node-based multicore parallelism, Reinders thinks TBB might worth considering. But even he admits that the hybrid programming model on clusters, hasn’t taken off yet due to the extra programming burden. At this point, most users are content to rely on MPI implementations that make use of node locality to optimize thread management and communication.

Looking forward to manycore processors, TBB will need to address architectural changes that will arrive when core counts start getting into the triple digits. Intel’s own Terascale program is developing processors at this scale. As the core count begins to ratchet up, designers will likely be forced to utilize non-uniform memory architectures (NUMA) to support reasonable memory access times. In order to keep the level of abstraction consistent, TBB will have to pay attention to memory locality and find a way to automate data layout for the user. Manycore architectures will also attract a more varied range of software as they become hosts for workloads that would have required an entire mainframe or cluster in the past.

“TBB is good at programs which are computationally intensive, but when you get into event-driven applications or programs with a lot of I/O, TBB is not ready for that yet, explained Reinders.” And that’s an area of interest for us, because as we get to manycore, programs will be doing more diverse things; we need to be willing to let a processor stall on I/O occasionally. We’d like to expand the programming model to support that.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

NCSA Industry Conference Recap – Part 1

November 13, 2019

Industry Program Director Brendan McGinty welcomed guests to the annual National Center for Supercomputing Applications (NCSA) Industry Conference, October 8-10, on the University of Illinois campus in Urbana (UIUC). On Read more…

By Elizabeth Leake, STEM-Trek

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing components with Intel Xeon, AMD Epyc, IBM Power, and Arm server ch Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. Read more…

By Doug Black

SIA Recognizes Robert Dennard with 2019 Noyce Award

November 12, 2019

If you don’t know what Dennard Scaling is, the chances are strong you don’t labor in electronics. Robert Dennard, longtime IBM researcher, inventor of the DRAM and the fellow for whom Dennard Scaling was named, is th Read more…

By John Russell

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Leveraging Exaflops Performance to Remediate Nuclear Waste

November 12, 2019

Nuclear waste storage sites are a subject of intense controversy and debate; nobody wants the radioactive remnants in their backyard. Now, a collaboration between Berkeley Lab, Pacific Northwest National University (PNNL Read more…

By Oliver Peckham

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. Th Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed ins Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Spending Spree: Hyperscalers Bought $57B of IT in 2018, $10B+ by Google – But Is Cloud on Horizon?

October 31, 2019

Hyperscalers are the masters of the IT universe, gravitational centers of increasing pull in the emerging age of data-driven compute and AI.  In the high-stake Read more…

By Doug Black

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This