SiCortex Brings Its Compiler In-House

By Michael Feldman

August 3, 2007

Not many computer system vendors develop their own compiler technology. Now SiCortex can claim to be among them. On Wednesday, the company announced that it had acquired the PathScale compiler business from QLogic Corp under undisclosed financial terms. PathScale’s compiler team, along with certain intellectual property and business agreements, will now be under the control of SiCortex.

Jettisoning the compiler business from QLogic Corp would seem to be a good move for everyone involved. QLogic originally purchased PathScale in February of 2006 for $109 million in order to obtain their InfiniPath interconnect technology. The PathScale compilers just went along for the ride. According to Duncan Poole, director of marketing for the compiler group, QLogic was aware their networking business was not well aligned with the compiler group. As a seller of adapters, switches and management tools for various network topologies (Fibre Channel, iSCSI and InfiniBand), QLogic’s attention was, by necessity, focused elsewhere. Over time it became clear that the compiler technology would be best served if it were partnered directly with a systems vendor, where application development tools, and compilers in particular, are viewed as fundamental technologies.

Even as an external entity, the PathScale compiler group had been involved with SiCortex since the company’s formation in 2003. As one of the few commercial developers of MIPS processor compiler technology and the only one with expertise in the HPC space, PathScale was critical in providing a solution for SiCortex’ MIPS-based HPC systems. From a financial perspective, the compiler business comes to SiCortex as a self-sustaining business — a welcome dividend for a startup company that has yet to announce a product sale. The company gets an additional benefit by no longer having to pay QLogic for compiler development and maintenance.

Poole said there were several suitors for the compiler technology, but the SiCortex offer made the most sense. “In the course of this analysis, we looked where the compiler team could be best aligned,” he said. “With our longstanding relationship, it became clear pretty quickly that SiCortex could be a happy home.”

The cultural fit between the two organizations seems almost perfect. Both teams are performance-obsessed. The SiCortex supercomputing systems are designed to deliver an extreme FLOPS-per-watt experience. The current machines offer 324 peak megaflops/watt, a metric that is comparable to what IBM is claiming for the new Blue Gene/P architecture. Likewise, the compiler team is equally passionate about squeezing all the performance out of the hardware. According to Poole, if someone finds a compiler that generates better performance than theirs does on a given piece of code, they treat that as a bug in the PathScale compiler. That kind of manic devotion to efficiency could produce some interesting results under the new arrangement.

It should be noted that PathScale’s bread-and-butter x86 compiler business will continue on. Developed at a time when compilers for Opteron-based HPC clusters were scarce, the PathScale x86 products filled a void in that rapidly expanding market. The C/C++ compilers are tightly integrated with the GNU tool chain, allowing users to build applications that mix and match GNU compiler generated objects with PathScale generated ones. PathScale also supports Fortran 95, which was derived from an SGI-based open source version. Current customers include big government labs and academic institutions. Although SiCortex isn’t planning to develop its own x86-based systems, the company has no intention of alienating HPC customers or losing revenue by abandoning the x86 compiler product line.

SiCortex could find other ways to benefit from PathScale’s established x86 customer base. For example, these same customers might be enticed to move their applications to higher performing SiCortex platforms, since they would be able to retain their development environment. And SiCortex customers would have the option to migrate to x86 environments if their applications needed to run on traditional clusters at some point. Of course, the downside is that the better the compiler is at making x86 clusters perform well, the less reason people will have to consider SiCortex an alternative.

Developing and selling tools for competing platforms may or may not prove to be a problem for SiCortex. Intel develops and sells compilers and other tools that run just fine on AMD Opterons. In a highly intertwined technological landscape, it can be difficult to come up with products that don’t also benefit your competitors to one extent or another. The objective is to make sure your products provide relatively more benefits for your company.

And now that the compiler technology has been taken in-house, SiCortex intends to take full advantage of the new arrangement. Not only will they be able to bundle the compiler suite with their HPC hardware, but the company also intends to tap the technical expertise in the compiler group to help design future SiCortex hardware. Fred Chow, who headed the PathScale team at QLogic and is now the new director of compiler engineering at SiCortex, helped write the original optimizing compiler for the MIPS processor with John Hennessy 25 years ago. Having the hardware and software engineering in one place could offer some nice synergies for the company.

SiCortex is also planning to leverage compiler improvements across all hardware platforms. Enhancements to parallel computing elements such as auto-parallelization and OpenMP runtime support will increase performance on systems, regardless of the underlying processor architecture. In the future, they intend to add support for Co-Array Fortran (as part of the Fortran 2008 standard) and probably UPC. The objective is to create compiler technologies that can be applied across many types of highly parallellized platforms.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Leading Solution Providers

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This