Much Ado About Petascale

By Michael Feldman

August 10, 2007

On Wednesday, the National Science Foundation (NSF) announced the award recipients for two highly coveted petascale supercomputers. The NSF selected the University of Illinois at Urbana-Champaign (UIUC) for the “Track 1” grant, while the University of Tennessee was selected for “Track 2.” The Track 1 system represents a multi-petaflop supercomputer; Track 2 represents a smaller system that’s expected to come in at just shy of a petaflop. The National Science Board met on Monday to approve the funding for the two supercomputers.

Specific information about the machines was not revealed and will not be forthcoming until the award process is completed — probably sometime in the fall.

UIUC is slated to receive $208 million over four and a half years to acquire and deploy the multi-petaflop machine, code named “Blue Waters.” It will be operated by the National Center for Supercomputing Applications (NCSA) and its academic and industry partners in the Great Lakes Consortium for Petascale Computation. The system is expected to go online in 2011.

The sub-petaflop will be installed at the University of Tennessee at Knoxville Joint Institute for Computational Science. The $65 million, five-year project will include partners at Oak Ridge National Laboratory (ORNL), the Texas Advanced Computing Center (TACC), and the National Center for Atmospheric Research (NCAR).

Here’s where it gets interesting. Most of the information stated above was already known last week when an NSF staffer accidentally posted the names of the winning proposals on an NSF website. Before the information could be removed, the supercomputing community had gotten wind of the decisions. And, as you might imagine, a lot of people on the losing end of the awards are already questioning the selections.

One could pass this off as sour grapes by the losers, but I have a sense something else is going on here. According to my sources, people have been concerned about the NSF petascale awards process almost from the start. In a New York Times piece on the NSF grants earlier in the week, Lawrence Berkeley National Laboratory’s Horst Simon was quoted as saying:

“Several government supercomputing scientists said they were concerned that the decision might raise questions about impartiality and political influence. The process needs to be above all suspicion. It’s in the interest of the national community that there is not even a cloud of suspicion, and there already is one.”

Although nobody was willing to go on the record with me, I learned some interesting tidbits from a few individuals who were close to the proposals. Since there is no way to confirm any of this, take all of the following with a grain of salt.

To be begin with, the Track 1 supercomputer bid by UIUC appears to be an IBM PERCS system — the same system being developed for DARPA’s High Productivity Computing Systems (HPCS) program. The Track 2 supercomputer bid by the University of Tennessee appears to be a Baker-class Cray machine, essentially a precursor to the company’s HPCS Cascade architecture. I’ll get to why this may be significant in just a moment.

Putting aside the Track 2 award, let’s look at the Track 1 proposals. According to my sources, there were four bids:

1. Carnegie Mellon University/Pittsburgh Supercomputing Center (plus partners?):  This group bid a system based on Intel’s future terascale processors. Intel has demonstrated an 80-core processor prototype that has achieved a teraflop. I’m not sure of the peak performance for the proposed system; it may be as high as 40 petaflops.

2. University of California, San Diego/San Diego Supercomputing Center along with Lawrence Berkeley National Laboratory and others:  The “California” bid was a million-core IBM Blue Gene/Q system, reputed to be in the 20-petaflop range. The host site is rumored to be Lawrence Livermore National Laboratory.

3. University of Tennessee/ORNL (plus others?):  This group proposed a 20-petaflop Cray machine. If true, we can assume it was a Cascade machine (Marble- or Granite-class) .

4. University of Illinois at Urbana-Champaign/NCSA along with the Great Lakes Consortium for Petascale Computation:  They proposed and won with an IBM PERCS. It’s thought to be a 10-petaflop system.

As it turned out, at 10 petaflops the winning bid was the least powerful machine in the bunch, peak performance-wise. Even at that, if the system goes live in 2011 as planned, it may very well be the most powerful supercomputer in the world. Keep in mind though that the Japanese are also planning to launch a 10-petaflop machine in the same timeframe.

There may be a number of reasons why the NSF made the selection in favor of PERCS, and I sure would be interested to know what they are. The system is almost certainly not the best in the group in terms of performance-per-watt. I would guess both the Blue Gene/Q and the Intel Wonder machine would be more energy-efficient. Since we don’t know enough about software support for any of these multi-petaflop systems, it’s difficult to compare them on their ability to field big science applications.

One other unusual aspect to the Track 1 selection is that, as HPC centers go, UIUC/NCSA doesn’t have an established reputation for cutting-edge supers. It’s been content to do its work with a number of smaller HPC systems. The PERCS machine is supposed to be housed at UIUC, but no facility yet exists that can accommodate it. We have to assume that all this is going to change.

In defense of the selection, NCSA is one of the five big regional supercomputing centers in the United States and could conceivably grow into this role. The PERCS machine is a pretty safe bet, technology-wise, since DARPA HPCS is helping to fund this effort and investing in IBM is usually a conservative strategy. Certainly, IBM is enthusiastic about the PERCS architecture and especially the POWER7 processor that it is to be based on.

Perhaps the most unfortunate aspect to this process is that a lot of questions will remain unanswered. This is a result of the rather opaque nature of the NSF review process. To be sure, the review criteria are spelled out in Section VI of the NSF Track 1 solicitation, but the actual process is not. Who are the reviewers and how did they qualitatively balance the different criteria? One assumes that the reviewers composed responses to each proposal, but only the awarded proposals go into the public record, and I’m not sure if the feedback from the NSF will be included.

There has been some talk that there were too few qualified proposal reviewers. The argument was that because most of the HPC brain trust had a vested interest in one of the four proposals, there were no qualified reviewers without conflict of interest baggage. I’m not sure if I buy that. The HPC population seems too large and spread out for that to be an issue. Nonetheless, this seems to be an issue with some in the community.

There is also speculation that the review group was influenced by one or more individuals who were (or are) involved in the HPCS program. If true, this could have unfairly steered the selection toward the HPCS systems from Cray and IBM, instead of more speculative architectures. There’s no way to tell if this occurred, but the results suggest this is a possibility.

I suppose it could be argued that what’s good enough for DARPA is good enough for the NSF. But keep in mind that the HPCS mission is to create productive and commercially viable supercomputing systems for a range of government and industrial applications; the NSF petascale goal is to find big systems to do big science. Obviously, there’s some overlap here, but it’s reasonable to imagine that these two missions could lead to different computing platforms.

For its part, the NSF sticks by its reviewers and its selection process. Leslie Fink, representing NSF’s Office of Legislative and Public Affairs sent me the following response to my inquiry about the review process:

“Identities of the reviewers are … confidential,” said Fink. “NSF has a strict conflict of interest policy, and heroic efforts are made to ensure panel members are not in conflict with the proposers. Basically, what happens in review stays in review.”

I guess the big frustration here is that because of the lack of transparency, much of the story will remain hidden. Short of a Congressional inquiry, the NSF isn’t obligated to provide the rationale for awarding these grants, and the losing bids will never be made public. It’s possible that the reviewers did manage to find the best way to spend the taxpayer’s money. I hope so. But since the process takes place behind closed doors, we’ll never know.

——

As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at [email protected].

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

HPE and NREL Collaborate on AI Ops to Accelerate Exascale Efficiency and Resilience

November 18, 2019

The ever-expanding complexity of high-performance computing continues to elevate the concerns posed by massive energy consumption and increasing points of failure. Now, the AI Ops collaboration between Hewlett Packard En Read more…

By Oliver Peckham

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first planned U.S. exascale computer. Intel also provided a glimpse of Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutting for the Expo Hall opening is Monday at 6:45pm, with the Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

HPE and NREL Collaborate on AI Ops to Accelerate Exascale Efficiency and Resilience

November 18, 2019

The ever-expanding complexity of high-performance computing continues to elevate the concerns posed by massive energy consumption and increasing points of failu Read more…

By Oliver Peckham

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This