The Coming Quad Wars

By Michael Feldman

August 17, 2007

Being in the x86 processor space has always been a double-edged sword for AMD. The market for this architecture, probably the most widely used ISA for general-purpose computing, is enormous. But so is the competition.

Intel dwarfs AMD by any measurement. In 2006, Intel’s net revenue was $35.38 billion, compared to $5.65 billion for AMD. In fact, last year Intel’s R&D spending alone — $5.87 billion — was larger the AMD’s entire revenue stream. This disparity is manifesting itself as AMD gets ready to release its much-anticipated “Barcelona” quad-core processor and Intel prepares to launch its new 45nm Penryn family.

On Tuesday, DailyTech reported that Intel is planning to release its first 45nm Penryn server chips on November 11, just nine weeks after the expected September 10 Barcelona release (and just in time for the 2007 Supercomputing Conference and Expo). Apparently the Penryn information was inadvertently placed on an unprotected Intel website. The 45nm shrink represents the next “tick” in Intel’s “tick-tock” processor development strategy.

With AMD just beginning its 65nm Opteron deliveries at almost the same time that Intel is introducing its 45nm Xeon chips, it looks like AMD will be nearly a full process technology cycle behind its rival. While transistor size and technology isn’t everything, it does offer the leader some fundamental advantages. For example, getting to 65nm ahead of AMD helped Intel deliver quad-core processors almost a year in advance of its rival. AMD is quick to remind us that the Intel designs are not “true” quad-core processors, since they rely on plugging two dual-core chips into a single socket. But that’s of little consequence to customers. The dual-dual chips achieve respectable performance numbers. The new Xeon L5335 Intel just announced this week is a 2.0GHz quad that consumes only 50 watts — a mere 12.5 watts per core.

While AMD is still ahead of the game in system design, using HyperTransport and an integrated memory controller to achieve better multicore integration and energy efficiency, the lack of a quad-core offering over the last ten months created an opportunity for Intel to retake market share, especially in the server space. With the quad-core Barcelona, AMD has a chance to recover some lost momentum. To its detriment, the company has over-hyped its new product and its vision of dealing a death blow to the Intel quads will not be realized. AMD scaled back the initial chip to a modest 2.0GHz, which is significantly less that the original target of 2.6GHz.

Because of the slower clock, AMD has backed away from claims of integer performance superiority for its initial Barcelona offering. However, the company still expects to beat the current raft of Xeons in floating point performance. It’s all but impossible to get an apples-to-apples comparison of processors these days, given the variation of CPU caches, clocks and power envelopes. But assuming the first Opteron quad-core will be a 2.0GHz processor at 95 watts, a comparable chip in the Intel stable might be the 2.6GHz Xeon X5355 quad-core, but which runs a hotter at 120 watts (and that doesn’t include the off-chip memory controller). AMD is claiming a 2.0GHz Barcelona should yield a peak SPECfp_rate2006 result of 69.5; Intel reports 58.9 for the Xeon X5355. So if the first quad-core Opteron out of the chute can put up these kinds of numbers against a comparable Xeon and use less power, that bodes well for the new Opteron line, especially in the floating-point-loving high performance technical computing market.

But if Intel does release Penryn-based Xeons a couple of months after the Barcelona launch, AMD’s performance edge will be in jeopardy. Because the Penryn processors will use the advanced high-K dielectric and metal gate transistor design for its 45nm manufacturing technology, these chips will be able to achieve significantly better performance within a given power envelope compared to their 65nm counterparts. I’m guessing that the Penryn launch will nullify any floating point performance advantage AMD will achieve with their first quad-core Opterons and widen Intel’s integer performance advantage. AMD, of course, will not be sitting still. They’re expected to come out with both higher performing and lower power versions of their quad offering following the initial September introduction. So by the time November rolls around, we could have a real horse race.

But being an entire process technology iteration behind their rival will be a heavy burden for AMD. Intel will have a lot of latitude in targeting performance or energy consumption with the new transistor technology. If we can believe the Penryn information leaked by Intel, the top of the line X5460 quad-core will clock in at 3.16GHz and dissipate 120 watts; the low-end quad-core L5410 will run at 2.33GHz and use just 50 watts. Until AMD can move to 45nm, which it plans to do in 2008, it will have to be content to find design tradeoffs where it can tweak the clock speed or exploit energy savings on the 65nm chips.

The only good news for AMD is that the Penryn chips will still rely on the antiquated Front Side Bus (FSB) and off-chip memory controllers. However, this will not be the case for Intel’s next-generation Nehalem microarchitecture due in 2008 — the next “tock” in the tick-tock strategy. Nehalem is expected to jettison the FSB in favor of a more HyperTransport-like system interconnect and use an integrated memory controller. There’s even talk of including a GPU on some Nehalem processors. The fact that Intel is following in its smaller rival’s footsteps is probably of little consolation to AMD at this point.

For AMD to compete effectively in the x86 server market, it has to be on par with Intel’s semiconductor technology. That doesn’t mean AMD has to embrace the same technologies or have the same manufacturing structure as Intel, but if Opteron transistors are always going to be bigger and leakier than Xeon transistors, that seems unsustainable in the long run.

Since AMD relies heavily on IBM for its process technology R&D, maybe it’s time to invest more heavily in that partnership — or develop a larger alliance of companies that it can use for both semiconductor research and manufacturing. Big Blue itself would not appear to be as motivated as AMD is in outgunning Intel chips, since IBM’s own Power and PowerPC processors aren’t in direct competition with the Xeons. (Itaniums, of course, are another matter.) Indeed, IBM manufactures both Xeon- and Opteron-based servers. That means AMD itself needs to find a way to drive the process. But time is not on their side. Tick-tock.


As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art of “The Grand Hotel Of The West,” contrasted nicely with Read more…

By Arno Kolster

Google Cloud Makes Good on Promise to Add Nvidia P100 GPUs

September 21, 2017

Google has taken down the notice on its cloud platform website that says Nvidia Tesla P100s are “coming soon.” That's because the search giant has announced the beta launch of the high-end P100 Nvidia Tesla GPUs on t Read more…

By George Leopold

Cray Wins $48M Supercomputer Contract from KISTI

September 21, 2017

It was a good day for Cray which won a $48 million contract from the Korea Institute of Science and Technology Information (KISTI) for a 128-rack CS500 cluster supercomputer. The new system, equipped with Intel Xeon Scal Read more…

By John Russell

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Adolfy Hoisie to Lead Brookhaven’s Computing for National Security Effort

September 21, 2017

Brookhaven National Laboratory announced today that Adolfy Hoisie will chair its newly formed Computing for National Security department, which is part of Brookhaven’s new Computational Science Initiative (CSI). Read more…

By John Russell

Machine Learning at HPC User Forum: Drilling into Specific Use Cases

September 22, 2017

The 66th HPC User Forum held September 5-7, in Milwaukee, Wisconsin, at the elegant and historic Pfister Hotel, highlighting the 1893 Victorian décor and art o Read more…

By Arno Kolster

Stanford University and UberCloud Achieve Breakthrough in Living Heart Simulations

September 21, 2017

Cardiac arrhythmia can be an undesirable and potentially lethal side effect of drugs. During this condition, the electrical activity of the heart turns chaotic, Read more…

By Wolfgang Gentzsch, UberCloud, and Francisco Sahli, Stanford University

PNNL’s Center for Advanced Tech Evaluation Seeks Wider HPC Community Ties

September 21, 2017

Two years ago the Department of Energy established the Center for Advanced Technology Evaluation (CENATE) at Pacific Northwest National Laboratory (PNNL). CENAT Read more…

By John Russell

Exascale Computing Project Names Doug Kothe as Director

September 20, 2017

The Department of Energy’s Exascale Computing Project (ECP) has named Doug Kothe as its new director effective October 1. He replaces Paul Messina, who is stepping down after two years to return to Argonne National Laboratory. Kothe is a 32-year veteran of DOE’s National Laboratory System. Read more…

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conference in Barcelona. In conjunction with her presentation, Yelick agreed to a short Q&A discussion with HPCwire. Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This