HPC User Forum Wrap-Up

By John E. West

October 12, 2007

Industry research group IDC hosts five to six User Forum meetings around the world each year. About 100 people participated in the most recent meeting, representing government, industry and academia, as well as all the major HPC vendors. Each User Forum has a theme; this one focused on the use of HPC in the energy industry.

What follows is a subjective selection of highlights and topics of potential general interest from this meeting, which took place in Santa Fe, N.M. on Sept. 26-27.

The Keynote

The meeting keynote was delivered by Victor Reis, Senior Advisor, Office of the Secretary, Department of Energy. He has primary responsibility for the Global Nuclear Energy Partnership, part of President George W. Bush’s Advanced Energy Initiative, and he is also a member Strategic Advisory Group of the U.S. Strategic Command. Reis was the Director, Defense Research and Engineering when the DoD’s High Performance Modernization Program started, and he was a senior official at DOE when it began the ASCI (Accelerated Strategic Computing Initiative) program.

Reis reviewed the history of ASCI and what it has accomplished to date, and then discussed a potential new DOE program involving physics-based design of nuclear reactors for peaceful energy production. He feels that the timing is correct for instituting a new HPC program for this purpose and is gathering information to support such a program. He mentioned several potential modeling efforts that would contribute to the program, such as optimization of the nuclear reactor fuel cycle, design and qualification of new nuclear fuels, detailed modeling of new reactor designs, and environmental effects on nuclear reactors, particularly earthquakes. Several DOE talks followed which discussed modeling of fission reactors and the status of nuclear fusion research.

Energy-Related Discussions

The theme of this meeting was HPC in energy, so naturally there were several discussions of advanced energy research in addition to coverage in the keynote.

Keith Gray of BP discussed their seismic imaging research and development, which is designed to improve the information content of seismic images by processing with HPC capabilities. He specified several basic computational challenges and requirements: large-memory nodes for development work, easier parallel tools, effective use of emerging multicore systems, and bigger and better file systems.

Mark Nimlos of the National Renewable Energy Laboratory discussed the status of various forms of alternative energy sources and concentrated on his work in the biofuels program, which has a goal of replacing 30 percent of current transportation fuels with biofuels by 2030. He is carrying out sophisticated molecular dynamics computations  of how one of the key enzymes breaks down cellulose into sugars, with the intent of understanding how to optimize the process.

Pratul Agarwal of Oak Ridge National Laboratory, working in the same overall program, discussed the multiscale nature of biofuel processing and the need for collaborative efforts between experimental and computational work. His group is considering the use of new HPC technologies such as FPGAs and GPUs to accelerate the computation of the enzymatic pathways involved in the conversions of cellulose to sugars. He noted that the follow-on processing of sugars to alcohols (fermentation) was well understood, at least at the production level, because of the many thousands of years of experimentation by human beings in this process.

HPC Acquisition and Architectures

In addition to the domain-focused fare there were also several discussions of recent HPC acquisitions and new HPC architectures.

Rupak Biswas of NASA-Ames discussed their Columbia system and efforts underway to procure a replacement for it. He provided information on NASA’s HPC requirements as part of the discussion, highlighting growth of those requirements across several NASA directorates.

Richard Walsh of IDC, and formerly of the Army High Performance Computing Research Center (AHPCRC), provided his taxonomy of processor architectures and applications, stating that there were significant drivers toward heterogeneous processors in the near future.

John Daly of Los Alamos National Laboratory (LANL) discussed issues of running applications at large scale, including how to handle interrupts and how often to write out checkpoint/restart files. He showed data that indicated that even small jobs on really big systems might be at significant risk of an interrupt because of the dependence of mean-time-between-application-interrupt on numbers of job processors; instead of a linear dependence, the low-number-of-processor behavior of this interrupt time is considerably less than linear. This leads to alternative scheduling policies that emphasize large-number-of-processor jobs at the expense of long running times.

John Gustafson of ClearSpeed Technology provided some impressive speed-ups on a variety of application codes with their accelerator technology and also presented a rule of thumb estimate of current HPC system power per volume. According to him, this turns out to be about 70 watts per liter.

Finally, your very own John West gave a talk discussing what HPC systems will look like approximately ten years in the future. After talking to multiple industry sources, I envision a multicore future with general-purpose HPC systems of the 2017 era comprised of chips containing hundreds of computational cores per chip (not thousands), among other interesting features. This presentation was, of course, fascinating.

University Panel

One of the panels at the forum involved representatives from several universities involved in HPC and university-affiliated computer centers: Penn State, Ohio Supercomputer Center, Pittsburgh Supercomputing Center, San Diego Supercomputer Center, the University of Minnesota, the University of Nevada at Las Vegas, the University of Tennessee, Utah State University, and Virginia Tech.

There was extensive discussion of the role of university computing centers versus NSF national computing centers. As expected, the university computing centers would like NSF support for their niche in the overall structure. Many of these universities offer unique degree programs in computational science. One suggestion arising from the discussion was to develop a partnership among the federal agencies (NSF, DoD and DOE) to promote and support these educational programs in computational science.

Data Intensive Computing Environment (DICE)

Roger Panton of Avetech, the executive director of the Data Intensive Computing Environment (DICE) program, provided the history and status of that program. DICE was motivated by the HEC/RTF report of several years ago and is a partnership among DoD, NASA and DOE. The goal of the program is to set up a testbed to evaluate data management technologies that could improve data accessibility over geographically distributed sites. Current organization partners include Advanced Simulation and Computing (ASC), Ohio Supercomputer Center (OSC), NASA-Goddard, and Avetech; the High Performance Computing Modernization Program (HPCMP) participates through ASC. New sites will include the Pacific Northwest National Laboratory and Sandia National Laboratories. Roger discussed future partners and projects.

The next two U.S. meetings of the HPC User Forum are scheduled for April 14-16, 2008 in Norfolk, Va., and Sept. 8-10, 2008 in Tucson, Ariz. You can find out more about these events by clicking over to http://hpcuserforum.com.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together about 30 participants from industry, government and academia t Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

Data Vortex Users Contemplate the Future of Supercomputing

October 19, 2017

Last month (Sept. 11-12), HPC networking company Data Vortex held its inaugural users group at Pacific Northwest National Laboratory (PNNL) bringing together ab Read more…

By Tiffany Trader

AI Self-Training Goes Forward at Google DeepMind

October 19, 2017

DeepMind, Google’s AI research organization, announced today in a blog that AlphaGo Zero, the latest evolution of AlphaGo (the first computer program to defeat a Go world champion) trained itself within three days to play Go at a superhuman level (i.e., better than any human) – and to beat the old version of AlphaGo – without leveraging human expertise, data or training. Read more…

By Doug Black

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

  • arrow
  • Click Here for More Headlines
  • arrow
Share This