AWE Picks 40 Teraflop Cray XT3

By Christopher Lazou

March 14, 2008

Since 1950 the Atomic Weapons Establishment (AWE) has been central to the defense of the United Kingdom — providing and maintaining the warheads for the country's nuclear deterrent. Uniquely among the nuclear powers, AWE covers the whole lifecycle of nuclear warheads in a single organization. This includes initial concept, research and design, through component manufacture and assembly, to in-service support and finally, decommissioning and disposal.

The overall mission of AWE is to provide the UK national capability for a nuclear deterrent on behalf of the Ministry of Defence (MoD). The Government's Strategic Defence Review in 1998 emphasized the continuing importance of AWE to the nation. While highlighting the need for progress on arms control, it confirmed that the United Kingdom continues to require a credible and effective minimum nuclear deterrent. It outlined AWE's tasks for the future:

- To maintain the warheads for the Trident nuclear deterrent, safely and reliably in service. 
- To maintain a capability to design a new weapon, should it ever be required.
- To complete the dismantling and disposal of redundant warheads replaced by Trident.
- To develop the skills, technologies and techniques that could underpin future arms limitation treaties.

Trident, a submarine-launched ballistic nuclear weapons system, is currently the United Kingdom's sole nuclear deterrent in both the strategic and sub-strategic roles.

AWE's prime task over the next 20-30 years, therefore, will be to support the Trident system in service by maintaining its warhead stockpile. Following ratification by the United Kingdom of the Comprehensive Nuclear Test Ban Treaty, maintenance of the Trident warheads and the capability to produce a successor will have to be achieved without recourse to nuclear testing.

This will pose a whole new range of scientific and engineering challenges. To meet these challenges, AWE has been working to develop new methods of verifying the safety and reliability of the United Kingdom's nuclear deterrent through a science based program.

The Science and Technology section of the AWE web site provides an introduction to some of the research and development work. In many instances this work stretches the limits of what is achievable and this ensures, there are always scientific and technical challenges to be overcome.

In other words, the tasks for fulfilling AWE's mission require capability supercomputing at its core. This has been true in the past, remains true now and in the future. Capability computing has always been essential, the raison d'être of this field. To put this in context in the late 1990s, President Clinton and the U.S. congress have asked the Federal Labs to come up with a proposal for using computer simulations capable of developing and maintaining nuclear weapons without the need to do physical testing. The program would also have to encompass maintenance and validation of current stockpiles.

It turns out that the DoE spends about a third on integrated computer systems, a third on defense applications, (designs of weapons) and a fifth on design of materials. For these activities they calculated that one needs 100 teraflop to simulate 3-D Transport or 3-D material models. The U.S. program envisaged having systems of this power by year 2005. The initial 20 teraflop — later upgraded to 50 teraflop — Red Storm system (the brainchild of Bill Camp and precursor of the Cray XT3) built by Cray at Sandia, and the IBM Power5 and Blue Gene/L systems, under the umbrella of the ASCI Purple initiative, built at Lawrence Livermore and Los Alamos, presented a clear path to get there. The productivity program with its sights on one petaflop by the year 2009/10 is the next goal.

By year 2000, the Europeans, arrived at the same conclusion as their colleagues in the USA and followed a parallel path. The French ordered a 5 teraflop system from Compaq (now HP). This was updated by a larger Bull system in 2005 as part of their “Tera” program. As all these institutions are in the same business, AWE took a similar path, and updated their previous MPP system, purchasing a 2.88 teraflop IBM Power3 system, in 2001. This gave AWE a 30-fold increase in compute power.

AWE envisaged it would take a decade to put the planned infrastructure in place including software tools. The HPC infrastructure provides the data backbone and simulation capability for their task. For example, they want to experiment with hydrodynamic (CFD) codes, simulating turbulent mixing using various techniques and one billion cells. The original estimate was that their work would require about 25 teraflop by year 2005 and hundreds of teraflop by year 2010. The recent procurement of a 40 teraflop Cray XT3 is the latest step, in a long journey of using supercomputers, as part of AWE's science infrastructure. The Cray XT3 is expected to provide at least a twenty-fold increase; if Cray's tuning work on the benchmarks can be applied to the production codes, this may well turn out to be nearer to thirty-fold.

Choosing the best available computer system is a must, if one is to have a chance, addressing the demanding scientific challenges. The AWE HPC benchmark [1], constructed for this purpose is based on workload profile characterization and projections of future user requirements. As stated above, AWE is currently running an IBM Power3 system (Blue Oak) with 1,856 processors (16-way Nighthawk nodes), rated at 2.88 teraflop peak performance. Their requirement was to buy a new system delivering 25 times greater sustained performance, as measured by their workload benchmark, and not as peak performance.

The AWE benchmark contains a combination of codes from the whole AWE user community, physicists, engineers and material scientists, weighted to reflect their workload. It measures both capacity (throughput) and capability turnaround. In my view this is one of the best ways to evaluate complex computer systems and establish whether they satisfy the computing needs of your users. Relying on a few kernels will not do. The approach is similar to the one used in the benchmark I developed in the early 1980s for the UK academic research supercomputer center. This too was used for procurement purposes and was based on a rigorous workload profile characterization [2].

The physicists contributed plasma physics and hydrodynamic codes plus visualization. The engineers contributed codes for solving explicit and implicit (100 MDOFs) models, using as much as 30 million elements. In materials, two unclassified molecular dynamics codes were used, DL-Poly from Daresbury Laboratory and WARP from Sandia. These unclassified benchmark codes represent, as far as is possible, a much larger suite of classified production codes that form the real AWE workload.

HPC systems are very complex and the pitfalls of benchmarking are heightened when dealing with systems of differing speeds. As Ron Bell [1] gave as an example, consider two systems, A and B, with the processors in system A twice as fast as those in B system and B having twice the number of processors than A. One can fall into the trap of the usual scenario, where capacity can be achieved by partitioning system B into two, running both partitions in parallel, giving the illusion that both systems have the same throughput.

The erroneous conclusion is that system A gives better turnaround times, but has the same throughput. The correct conclusion is system A has better turnaround times and higher throughput than system B because system B must scale further in order to achieve the required job turnaround. Note that system B may be unable to give the required turnaround for some capability jobs. In conclusion, don't compare N-way on A with N-way on B. Adjust N so that turnaround is about the same on A and B.

The capacity throughput benchmark consisted of the following codes with appropriate (weights) in parenthesis. Physics codes: Hydra (1), Corvus (1), PETSc (2), Chimaera (8), CAM (4). Materials codes:  Warp (2), Dl-poly (2); and engineering codes: MPP-Dyna (5), Salinas (4). The total value is 29. This was chosen to reflect the BlueOak configuration (64×29 = 1,856 processors).

There were some extra tests to evaluate: Visualization, I/O, TYPHON/IO, Fortran90, the PALLAS communications test and an MPI overlap test.

The design of the throughput benchmark consisted of the reference job-stream run on Blue Oak (BO), where the 1856 CPUs were divided into 29 Groups of 64. In each group repeating 64-way jobs were run on a vendor platform. They then applied “4x BO capability constraint,” requiring turnaround to be <= 0.25 x BO turnaround; and if necessary, parallelism was adjusted to achieve this. The job-streams were run in similar fashion to the Blue Oak system. Thus, turnaround times and hence speedups, were measured. For this benchmark, the mean throughput increase was calculated as the weighted harmonic mean of speedups, scaled by numbers of processing elements (PEs).

A full throughput benchmark will be run across the whole of the installed system, as an acceptance test. The winning vendor had to contract in advance to the throughput figure, relative to Blue Oak. During benchmarking vendors were required to run “mini-throughput benchmark” on 128 PEs. Optionally, they could run any benchmark subset they liked, in order to arrive at the contracted figure for the full benchmark.

When direct capability measures were sought, e.g. comparing a 1024-way Chimaera job on each different target platform, the AWE benchmarking team hit a problem. There were limited benchmark systems, from most or all vendors and very limited benchmark systems, from some vendors. As a partial solution, AWE insisted that vendors estimated turnaround for key capability jobs, furnishing direct evaluation of interconnects (latency/bandwidth and so on). The AWE benchmark team then drew scalability graphs and extrapolated. In addition AWE asked for contracted scalability figures, on industry-standard benchmarks.

As for source code tuning, AWE asked for “as-is” results plus optionally tuned results. What they received from different vendors was a mix of: No tuning “as-is” and tuned results on benchmark system, but only tuned results projected on larger target system. Throughput commitments were based on tuned code, to be done sometime in the future!

This was rejected as an unsound evaluation methodology by AWE. The main comparisons were done on “as-is” code (i.e. like for like). Tuned projections were back-projected by AWE to “as-is,” but gave credit to vendors who provided tuned results, for fact that the tuning of codes demonstrated, that the vendor had relevant application skills.

In running their benchmark AWE found that: “There is a problem with measuring throughput of capability jobs. At modest levels of parallelism, scalability is largely unaffected by interconnect. Scalability is intrinsic to application and the ratio between systems is constant with PE count. At higher PE counts, where performance 'turns over,' relative throughput varies wildly and becomes meaningless.”

Also, it was very difficult to perform the capability test. There were very few benchmark data available, up to “turn over” point. To measure the job turnaround at a point just before “turn over,” the best the system can do, irrespective of number of PEs, became difficult. Generally, a system, scoring better on this measure, would need more PEs to achieve it – so throughput was probably lower. For this reason, capacity (throughput) and capability figures were presented as separate measures, with a warning about the large uncertainties on the capability figures.

AWE staff wanted to be able to say things like: “System A has 10% higher throughput than system B for modestly parallel work, but system B has better scalability – so capability jobs show 20% higher throughput on B. If we assume half of the system will be dedicated to capability jobs, then System B gives more overall throughput.” This was not possible from the benchmark results. They concluded: “The benchmark was too complex for vendors. Throughput test is not really useful as a benchmark. Multiple jobs don't usually interfere much. There was inadequate I/O subsystem on benchmark systems, but this should be excellent as acceptance test. Capability was very difficult to quantify.”

In short, AWE decided that for large-scale applications, (30 million elements) time to completion (turnaround) must be heavily weighted in the selection criteria of a system. Capability systems can always deliver capacity where capability is often beyond capacity systems, but capability is difficult to measure accurately, as vendors do not usually have systems of that size for benchmarking.

Of course other factors often dominate the selection of large-scale systems. For example, one trade-off is price/performance; another is a hidden benefit from having the same system as sites one collaborates with. In other words, it depends on how one constructs the Total Cost of Ownership (TCO) integral. For my money, I would also include ease of use and Mean Time Between Failures (MTBF), especially with systems with tens or hundred thousand processors.

Six vendors offered proposals, Bull, Cray, Dell, IBM, Linux Networx & SGI. The AWE benchmark was run on the vendors proposed systems. The results showed two systems performed significantly better than the other four and these were short-listed. In addition to the AWE benchmark results, an estimate of TCO was calculated and risk factors looked at, as part of the decision process.

After all the factors were evaluated, the Cray offer of a 40 teraflop Cray XT3 system, was accepted as the best option. Measures from the AWE benchmark show that it will deliver almost 30 times the sustained performance of their current Blue Oak system.

In Cray's words: “The Cray XT3 system, Cray's third-generation massively parallel processing product, was designed from the ground up — a development from the Sandia project — to deliver the cost advantages of microprocessors and to operate efficiently and reliably at large scale. The system uses Cray purpose-built interconnect technology, as well as the AMD Opteron processor's direct connect architecture and Hyper-Transport technology, to connect processors and memory at high speed.”

This will be Cray's largest system in Europe and the first Cray XT3 contract worldwide with dual-core processors. The contract, including services, is valued at more than 20 million GBP and calls for Cray to ship the new supercomputer to AWE in the second quarter of 2006, and for the system to enter full production in the second half of 2006.

As Dr. Brian Bowsher, AWE's Director for Research and Applied Science said: “This investment will enable us to make advances on a range of scientific fronts — including weapon physics, materials science and engineering — which will underpin our continued ability to underwrite the safety and effectiveness of the Trident warhead in the Comprehensive Test Ban era.”

[1] R. Bell, AWE: Presentation at Machine Evaluation Workshop, 6 December 2005 titled:  “The AWE HPC Benchmark.”

[2] C. Lazou “Benchmarking Performance over a Life-Cycle,” (pp55-67), in Evaluating Supercomputers, Edited by Aad van der Steen, published: Chapman and Hall, 1990.

—–

Copyright (c) Christopher Lazou, HiPerCom Consultants, Ltd., UK. February 2006. Brands and names are the property of their respective owners.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

NCSA Industry Conference Recap – Part 1

November 13, 2019

Industry Program Director Brendan McGinty welcomed guests to the annual National Center for Supercomputing Applications (NCSA) Industry Conference, October 8-10, on the University of Illinois campus in Urbana (UIUC). One hundred seventy from 40 organizations attended the invitation-only, two-day event. Read more…

By Elizabeth Leake, STEM-Trek

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing components with Intel Xeon, AMD Epyc, IBM Power, and Arm server ch Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Help HPC Work Smarter and Accelerate Time to Insight

 

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19]

To recklessly misquote Jane Austen, it is a truth, universally acknowledged, that a company in possession of a highly complex problem must be in want of a massive technical computing cluster. Read more…

SIA Recognizes Robert Dennard with 2019 Noyce Award

November 12, 2019

If you don’t know what Dennard Scaling is, the chances are strong you don’t labor in electronics. Robert Dennard, longtime IBM researcher, inventor of the DRAM and the fellow for whom Dennard Scaling was named, is th Read more…

By John Russell

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed instances for storage workloads. The fourth-generation Azure D-series and E-series virtual machines previewed at the Rome launch in August are now generally available. Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

In Memoriam: Steve Tuecke, Globus Co-founder

November 4, 2019

HPCwire is deeply saddened to report that Steve Tuecke, longtime scientist at Argonne National Lab and University of Chicago, has passed away at age 52. Tuecke Read more…

By Tiffany Trader

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This