HPC on the Fast Track

By Michael Feldman

March 14, 2008

Over the past five years, high performance computing has established itself as a mainstream technology for Formula One (F1) race car design. Because of the nature of the sport, Formula One requires extremely sophisticated engineering. Considered the elite form of auto racing (sorry NASCAR), these cars reach speeds in excess of 200 mph and run on the most challenging racing circuits in the world. Today, most of the top tier F1 teams have turned to HPC to accelerate race car development, especially aerodynamic design.

Last Friday, Red Bull Racing became the latest F1 team to announce an expansion of their HPC commitment. Red Bull Technology, the designer and manufacturer of Red Bull Racing’s Formula One cars, announced they would be adding Platform LSF (Platform Computing’s workload manager). The team will use LSF to schedule CFD simulation jobs across the group’s three IBM compute clusters.

The systems used by the Red Bull Racing team consist of two smaller clusters, with about 250 cores apiece, and a larger 1,024-core machine — all based on AMD Opterons. It wasn’t until they installed the large cluster last year that they started looking seriously at the Platform LSF product. At that scale, it become necessary to do a better job at managing all the CFD simulations. Manual submission of the jobs became impractical with the larger machine and with multiple systems. By adding LSF, the technology team is able to merge the clusters into one virtual system, enabling users in multiple departments to share computing resources.

I got the opportunity to speak with Steve Nevey, business development manager for Red Bull Technology, who gave me a sense of how critical HPC has become to Formula One teams, and to Red Bull’s in particular. Nevey’s own career has paralleled the rise of computing in Formula One. Originally a design engineer in the shipbuilding industry, he got into Formula One racing about 20 years ago as a CAD specialist with the Arrows team, which had an active F1 program from 1977 to 2002. In 1996, he joined Jackie Stewart’s new Formula One team (Stewart Grand Prix), the precursor of the current Red Bull team.

The Stewart Grand Prix team was set up at the invitation of the Ford Motor Company, and in 1999 the team was bought by Ford to become Jaguar Racing. For the next five years, they raced under the Jaguar brand. In 2005, Ford put the team up for sale, at which point it was acquired by Red Bull, one of the sponsors of Jaguar Racing. That same year the team competed under the Red Bull Racing name for the first time. Also in 2005, Red Bull bought the Minardi team and renamed it Scuderia Toro Rosso. The two Red Bull teams have been racing ever since.

When Nevey was originally hired as the IT manager of Stewart Grand Prix in 1996, he was just a CAD engineer. “But I was the first person to walk through the door who knew anything about computers,” he told me. “So they made me the IT manager.”

He did that for about 18 months until they hired a “proper IT manager,” at which point he was able to concentrate on engineering again. About five years ago, Nevey transitioned into more of a commercial role. Now, as the business development manager of the Red Bull Team, he’s responsible for identifying and managing partnerships with their various technical partners and suppliers, which includes companies such as ANSYS (Fluent), Siemens, MSC.Software, and now, Platform Computing.

When Nevey started with Stewart Grand Prix, they had 15 design engineers, which were doing mostly CAD work at individual workstations. Five or six years ago, they introduced computational fluid dynamics (CFD) into the engineering design workflow. At that time, they were just following the trend of other Formula One teams, like McClaren and Ferrari, who had started playing around with vehicle simulations.

“It was something we didn’t fully understand or understand the value of,” said Nevey. At the time, the team’s aerodynamic engineers were telling management that the CFD simulations took too long to be really useful — they had less than a ten-node system at the time — and they couldn’t validate the results. It soon became apparent that they had no justification to use HPC for race car development, so they shut down the system.

Undeterred, they developed a business plan to show how the use of HPC could be cost-effective for the program and raise the bottom line. The plan integrated the CFD simulation work into the overall development process, maximizing both vehicle design work and wind tunnel testing. Today, Nevey says the Red Bull Technology team is up to about 150 engineers. “CFD is now absolutely vital to what we’re doing,” he said. “If we didn’t have it, it would leave a big gap.”

In Formula One culture, the conventional wisdom is that the CFD simulations don’t replace the wind tunnel; it just allows a lot more design iterations to take place before scaled-down (60 percent) components get built and sent to the tunnel for validation. After the tunnel, full-sized parts are constructed, which are then installed on the vehicle for final testing. Wind tunnels tend to be in constant use, so the more design work you can do inside the computer, the better.

CFD is used to design body components in such a way as to balance the aerodynamics of downforce and drag. Downforce is created by the wings and other aerodynamic components of the car to push it down onto the track (opposite of what occurs on airplane wings). At high speeds, this means the weight of the car is up to four times heavier than its weight while at rest. More downforce puts greater load into the tires for better grip, which allows for better cornering. But a wing design that maximizes downforce, also raises drag, which slows the vehicle down on the straight sections of the circuit. The CFD engineers are constantly balancing the compromise between the two.

The calculation for specific body components has to take into account individual racing circuits. Unlike NASCAR, which is typically run on oval tracks, F1 circuits are quite variable in shape and features. For example, the Monaco Grand Prix is known for being an extreme high downforce circuit, with lots of tight corners. So the engineers will be looking at big wings to push the car onto the track, with less emphasis on drag. Toward the end of the season, the lowest downforce circuit, the Autodromo Nazionale Monza in Italy, will require body components that produce a much lower aerodynamic profile for those long straight sections.

Racing conditions such as weather and the amount of rubber on the track (from previous races) can also effect race time design changes. While they aren’t allowed to dynamically switch out body elements during the event, they can change, for example, the angle of a wing flap. While these types of adjustments are usually performed without the benefit of last minute computer simulations, it’s certainly not a stretch to think that more complex modeling could be used for race day decisions in the not too distant future.

With all the merchandising money at stake (reportedly over a billion dollars per year) and with such a fierce level of competition, Formula One teams are likely to take advantage of any edge afforded by high end computing. Although most of the simulation work is currently focused on aerodynamic design, HPC software is also being used for FEA stress analysis and vehicle dynamics, as well as for validation of the final design.

And while computing hasn’t replaced wind tunnel testing, those days might not be too far off. Nevey recalls a number of instances last year when they were able to develop some aerodynamic components that went straight onto the car for initial testing, skipping the wind tunnel step entirely. As the engineers figure out how to do more sophisticated simulations, there should be even greater incentive to add more HPC resources into the mix. At Red Bull, there are already plans in the works to multiply their computational power by a factor of four.

—–

As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at editor@hpcwire.com.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This