Intel Adds Some Detail to Their Roadmap

By Michael Feldman

March 21, 2008

On Monday, Pat Gelsinger, Intel’s senior vice president and general manager of the Digital Enterprise Group previewed the press and analysts about the upcoming processor changes that Intel will be rolling out over the next couple of years. The main topics included Tukwila, Dunnington, Nehalem, “Visual Computing” and Larrabee. More details and maybe a bit of hyperbole are sure to follow at the Intel Developer Forum (IDF) in a couple of weeks.

Gelsinger spoke only briefly about Tukwila, the quad-core Itanium chip scheduled to be introduced late this year. The new processor sports 30 MB of total cache, the new QuickPath Interconnect (QPI), and dual integrated memory controllers. Intel claims the new chip will double the performance of the current Itanium 9100 generation. Although SGI, and to a lesser extent HP and NEC, use the Itanium for traditional HPC, the chip is now mainly being aimed at mission-critical applications. Gelsinger noted that the Itanium-based servers are continuing to displace into Sparc- and POWER-based machines.

The remainder of the briefing focused on Intel’s x86 product lines.

Dunnington, a six-core Xeon processor scheduled to be delivered in the second half of the year, is the 45nm follow-on for the quad-core Tigerton. Like its predecessor, Dunnington is for multiprocessor systems — i.e., four processors and above — and is socket compatible with the Caneland platform. According to Gelsinger, the hexa-core configuration represented a tradeoff between cost and performance, with designers deciding that six cores and a large L3 cache (16 MB) struck the right balance.

The most significant processors Intel plans to introduce this year will be Nehalem, a new architecture that will usher in integrated memory controllers (IMCs) and the QuickPath Interconnect into the x86 family. The new design allows Intel to jettison the antiquated Northbridge chip and associated front-side bus. Each CPU supports two QPI links per socket, with each link providing up to 25.6 GB/sec of bandwidth. Nehalem will bring Intel in line with AMD, architecturally speaking, and for the first time should allow Xeon processors to achieve the level of scalability and memory performance associated with their Opteron counterparts.

In Nehalem, the on-chip DDR3 memory controller supports up to three DIMMs per channel on each processor. According to Intel, the new setup will provide four times the memory bandwidth and about half the memory latency as the current Penryn chips. “The bandwidth coming out of this is truly stunning,” said Gelsinger. “…Some of our most performance sensitive customers are going to see fabulous results.”

Nehalem processors will contain between 2 and 8 cores and be modular in design. The idea is to mix and match silicon building blocks (x86 cores, cache, IMCs, QPI and integrated graphics), which gives Intel more flexibility in assembling different chip configurations for different markets. Nehalem also adds simultaneous multithreading (2 threads per core), includes shared level 3 cache, adds dynamic power management, and incorporates SSE upgrades. Under the hood, the hardware designers have increased the micro-ops in flight by 33 percent, enhanced cache algorithms for faster unaligned accesses, sped up the synchronization primitives, enhanced branch prediction, and added a two-level TLB hierarchy.

Taking all the new features into account, Nehalem probably represents the largest architectural change the company has ever undertaken with its x86 line. The first Nehalem product — a quad-core processor — is scheduled to be delivered by the end of this year. In 2009, Gelsinger said we will see versions with integrated graphics, higher core counts, and different memory configurations.

In late 2009, the company plans to introduce Westmere, the 32nm shrink of Nehalem. In 2010, the new Sandy Bridge architecture will be introduced on the 32nm node. Sandy Bridge will include Advanced Vector Extension (AVX), a 256-bit vector extension to SSE for FP-intensive applications. By doubling the vector width from the current 128-bit SSE implementation, Intel claims AVX should increase peak floating point performance by a factor of two. Better data primitives allow operations such as sparse matrix computations to be accomplished more easily. In addition, three operand non-destructive instruction syntax has been added to simplify code generation and provide more opportunities for parallel loads and computes for the compiler. The new instructions are aimed at revving up multimedia processing and high performance technical computing applications. Gelsinger characterized the AVX technology as “SSE on steroids.”

Even before Sandy Bridge becomes a reality, Intel plans to roll out Larrabee, the company’s much-talked about discrete graphics processor family. The manycore architecture will scale to teraflops and beyond — not too much of a stretch when you consider current high-end GPUs from AMD and NVIDIA already achieve half a teraflop (single precession). The first Larrabee demos are planned for later this year, with products showing up in 2009 or 2010.

While Gelsinger was generally coy about providing too many details, he did reveal that Larrabee will be the platform for Intel’s new Visual Computing paradigm — a model for GPU computing, combining traditional graphics functionality with general-purpose data parallel computing. The latter includes workloads such as ray-tracing, real-time medical imaging, multimedia processing and model-based computing.

The chipmaker is positioning Larrabee to go up against the IBM Cell processor and discrete GPU platforms from AMD(ATI) and NVIDIA. The latter two vendors have already developed high-end programmable GPUs that serve dual roles of traditional graphics and more general-purpose computing. Within the last year, both companies have developed GPU computing products that are distinct from their tradition graphics offerings.

Intel has to play catch-up here, but it claims to have a unique advantage. Larrabee will be based on IA cores, leveraging the large x86 software ecosystem already in place. “We happen to have the best, most successful and widely used programmable architecture in the history of computing.” observed Gelsinger. Larrabee won’t be pure IA though. A new vector instruction set that includes vector memory operations, conditionals, and integer and FP arithmetic will be added to give applications access to SIMD parallelism. Gelsinger would not comment on the relationship between the Sandy Bridge AVX instructions and Larrabee’s vector instructions, but clearly it would make no sense to maintain two unrelated vector architectures.

The company also plans to provide Visual Computing compilers, libraries, and other development tools to support the Larrabee. Support for industry-standard graphics APIs, DirectX and OpenGL, will also be included.

By evolving IA into a GPU, Intel has decided to avoid the uphill battle of getting ISVs and tool vendors to support yet another entirely new instruction set. Intel has already gone down this path with Itanium, and it’s not inclined to repeat the journey. Whether Larrabee will ultimately succeed or not is something even Gelsinger admitted he doesn’t know. But he added, “I’ve been in this business for almost thirty years; I’ve never had a program that has gotten more enthusiasm from ISVs than this one.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire