Extending 10 Gigabit Ethernet to the Edge

By Bill Woodruff

April 25, 2008

Today’s Gigabit Ethernet is fully exploited in the datacenter. Since Gigabit Ethernet (GE) began appearing in datacenters a decade ago, performance demands and computing strategies have changed dramatically. Server performance has increased 100-fold through higher clock speeds, more efficient and compact processor designs, and the use of multicore processors. Virtualization has become a key strategy for server management, demanding higher server I/O performance to support multiple Virtual Machines (VMs) per server. In addition, the concept of converged I/O has moved storage onto existing Ethernet pipes, further increasing the demand for bandwidth. These demands began to fill existing GE links years ago, and the unmet demand for bandwidth has begun to impact datacenter performance.

The obvious answer is to extend 10-Gigabit connectivity at the edge, between servers and their corresponding switch downlinks. However, 10-Gigabit connectivity for servers is materializing more slowly than desired, because optical 10-Gigabit Ethernet adapters are too expensive and too complex for use in the high volume environment needed for servers. The expectations and requirements at the edge of the network are not the same as they are for inter-switch links.

Short-term solutions exist for the bandwidth squeeze at the edge of the network. The first step to satisfying this bandwidth demand was link aggregation, where multiple GE links are set up between the server and switch, only incrementally increasing the overall available bandwidth. On the other hand, some users have sufficient bandwidth demand to deploy 10GE at the edge today utilizing XFP or SFP+ optical modules, and are willing to accept the cost and complexity inherent with such optical solutions.

10GBASE-T: High-Volume 10-Gigabit Ethernet

What the market is calling for is an implementation of 10-Gigabit Ethernet which is as simple and cost-effective as Gigabit Ethernet is today, with plug-and-play simplicity via familiar unshielded twisted pair (UTP) copper cabling and RJ45 connectors. Vendors of edge-connected datacenter equipment are eager to see dual-port NICs with servers connecting to aggregation switches, starting in the near future at the 16- to 24-port density.

The 10GBASE-T standard (802.3an, ratified by the IEEE in June 2006) provides this solution. 10GBASE-T leverages a couple of attributes inherent in silicon-based technology. Moore’s Law applies, delivering the benefit of continued process shrinks.

Integration is the other benefit delivered by Moore’s Law. The path to higher integration in servers will deliver LAN-on-Motherboard (LOM), in which 10GBASE-T appears as a standard feature, not as an option. Higher integration in switches will combine with dual-PHYs, which will be followed by quads and higher integration as process and circuit advances permit. On the way to this destination, 10GBASE-T PHYs will also be making progress on a number of vectors.

Power: The limitations for device power are derived from the requirements of the target platforms. PCIe Network Interface Cards (NICs) are limited to 25W, with pressure to see them come in at power of 18W or less. New generation 10GBASE-T (in conjunction with state-of-the-art controllers) meets this objective. Ethernet switches will aggregate this edge traffic.

First generation 10GBASE-T switches will be scaled to meet the demands of the datacenter. Densities of 16 to 24 ports are initially required, balancing switch fabric densities and desired oversubscription rates. These switch densities become feasible once 10GBASE-T achieves the low power required to fit within such a platform.

Over time, power will continue to be a key requirement. Servers will move 10GBASE-T on the motherboard, and switches will drive densities of 48 ports and higher. These improvements will be enabled as advances in semiconductor processes permit continued reductions in per-port power.

Costs: Copper PHY solutions provide the lowest total cost. 10GBASE-T leverages silicon rules, which will drive down costs. Perhaps more important is the nature of how copper PHYs are configured within equipment. It is difficult to conceptualize a server with anything other than a pair of RJ45s on the back panel. Similarly, Ethernet switches represent completely different cost profiles between copper and optics: line cards with RJ45s have no incremental costs as the capacity is utilized. Optics will not only require the selection and purchase of the correct module, but since the module is purchased retail, margin stacking will be present in the final customer cost.

Cabling Environment: Datacenters utilize “structured cabling,” which defines a cabling implementation where the racks and cabling are part of the “structure,” and the servers and switches can be placed (and moved) with great flexibility. Cross connects with patch cords provide the flexibility to connect any server to any switch. 10GBASE-T is defined for 100 meters, but as importantly, this includes 4 connectors, permitting a cross connect on both ends of the horizontal cabling. It is easy to visualize the benefit of using a cabling like UTP, which can be easily field-terminated.

Rate Flexibility: Customers expect connections over an RJ45 to always work. The standard defines auto-negotiation, which permits ports to link at the maximum possible speed, but most importantly, to always link. 10GBASE-T will coexist with 1000BASE-T (and 100BASE-T) for a number of years, and the triple speed capability of 100/1000/10GBASE-T PHYs translate to network operational savings because UTP links will always come up.

Green Initiatives: Low power may not be what comes to mind for most people when thinking about first generation 10GBASE-T devices. However, we will we see significant power savings for those with innovative architectures and through adoption of finer geometry processes. Further, there are a number of initiatives underway that will drive down system power. Most interesting among these is the work underway in IEEE802.3az, or Energy Efficient Ethernet (EEE). EEE promises to permit copper PHYs to see drastically reduced power under reduced traffic, but also to permit the benefits of lower power to extend within the server or system. Such new techniques are in addition to current green strategies that have been well proven with copper PHYs, such as wake-on-LAN (WOL). A 10GBASE-T link, which shifts down to the 100Mb/s speed, can enter a sleep state and use WOL to exit the sleep state via a network command.

A Marathon, Not a Sprint

New copper-based networking technology always follows a development curve that begins with making it work, advances to making it economically feasible for commercial deployment, and then drives on toward ever-greater deployment and ever-declining costs. We are now at the point with 10GBASE-T where technical feasibility is rapidly advancing toward commercially viable manufacturing and deployment. Semiconductor producers that win in the marketplace will be those that design their products to meet not only the key market and technical requirements for initial deployments, but to scale and improve as the market grows.

About the Author

Bill Woodruff is vice president of Marketing and Business Development at Aquantia Corp. (www.aquantia.com). Bill has identified and driven multiple generations of leading-edge interconnect technologies. He led Velio’s penetration of the grooming switch market. Earlier positions include GiGA (acquired by Intel), Vitesse and Mostek. He holds a BSEE from the University of Missouri and an MBA from SMU.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Kathy Yelick on Post-Exascale Challenges

April 18, 2024

With the exascale era underway, the HPC community is already turning its attention to zettascale computing, the next of the 1,000-fold performance leaps that have occurred about once a decade. With this in mind, the ISC Read more…

2024 Winter Classic: Texas Two Step

April 18, 2024

Texas Tech University. Their middle name is ‘tech’, so it’s no surprise that they’ve been fielding not one, but two teams in the last three Winter Classic cluster competitions. Their teams, dubbed Matador and Red Read more…

2024 Winter Classic: The Return of Team Fayetteville

April 18, 2024

Hailing from Fayetteville, NC, Fayetteville State University stayed under the radar in their first Winter Classic competition in 2022. Solid students for sure, but not a lot of HPC experience. All good. They didn’t Read more…

Software Specialist Horizon Quantum to Build First-of-a-Kind Hardware Testbed

April 18, 2024

Horizon Quantum Computing, a Singapore-based quantum software start-up, announced today it would build its own testbed of quantum computers, starting with use of Rigetti’s Novera 9-qubit QPU. The approach by a quantum Read more…

2024 Winter Classic: Meet Team Morehouse

April 17, 2024

Morehouse College? The university is well-known for their long list of illustrious graduates, the rigor of their academics, and the quality of the instruction. They were one of the first schools to sign up for the Winter Read more…

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pressing needs and hurdles to widespread AI adoption. The sudde Read more…

Kathy Yelick on Post-Exascale Challenges

April 18, 2024

With the exascale era underway, the HPC community is already turning its attention to zettascale computing, the next of the 1,000-fold performance leaps that ha Read more…

Software Specialist Horizon Quantum to Build First-of-a-Kind Hardware Testbed

April 18, 2024

Horizon Quantum Computing, a Singapore-based quantum software start-up, announced today it would build its own testbed of quantum computers, starting with use o Read more…

MLCommons Launches New AI Safety Benchmark Initiative

April 16, 2024

MLCommons, organizer of the popular MLPerf benchmarking exercises (training and inference), is starting a new effort to benchmark AI Safety, one of the most pre Read more…

Exciting Updates From Stanford HAI’s Seventh Annual AI Index Report

April 15, 2024

As the AI revolution marches on, it is vital to continually reassess how this technology is reshaping our world. To that end, researchers at Stanford’s Instit Read more…

Intel’s Vision Advantage: Chips Are Available Off-the-Shelf

April 11, 2024

The chip market is facing a crisis: chip development is now concentrated in the hands of the few. A confluence of events this week reminded us how few chips Read more…

The VC View: Quantonation’s Deep Dive into Funding Quantum Start-ups

April 11, 2024

Yesterday Quantonation — which promotes itself as a one-of-a-kind venture capital (VC) company specializing in quantum science and deep physics  — announce Read more…

Nvidia’s GTC Is the New Intel IDF

April 9, 2024

After many years, Nvidia's GPU Technology Conference (GTC) was back in person and has become the conference for those who care about semiconductors and AI. I Read more…

Google Announces Homegrown ARM-based CPUs 

April 9, 2024

Google sprang a surprise at the ongoing Google Next Cloud conference by introducing its own ARM-based CPU called Axion, which will be offered to customers in it Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Leading Solution Providers

Contributors

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Eyes on the Quantum Prize – D-Wave Says its Time is Now

January 30, 2024

Early quantum computing pioneer D-Wave again asserted – that at least for D-Wave – the commercial quantum era has begun. Speaking at its first in-person Ana Read more…

GenAI Having Major Impact on Data Culture, Survey Says

February 21, 2024

While 2023 was the year of GenAI, the adoption rates for GenAI did not match expectations. Most organizations are continuing to invest in GenAI but are yet to Read more…

The GenAI Datacenter Squeeze Is Here

February 1, 2024

The immediate effect of the GenAI GPU Squeeze was to reduce availability, either direct purchase or cloud access, increase cost, and push demand through the roof. A secondary issue has been developing over the last several years. Even though your organization secured several racks... Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire