In-Socket Accelerators — When to Use Them

By Kevin Urban

June 5, 2008

Today’s system architects have a tough enough job solving difficult architectural problems for applications like 40G line cards, HD Video Transcoding Systems, and next generation RADAR applications. However the most demanding part of their job is they also need to draw the difficult line between hardware and software; keeping manpower requirements in the equation, costs in check, and architecting a solution that can be built inside the market required timeframe. This is all in a day’s work for some, but an almost impossible task for many.

Since software is generally cheaper to develop and the number of software engineers outnumber hardware engineers by almost an order of magnitude, the explosion of software-based solutions on x86 platforms has arguably become the de facto standard for many platforms. Many of these platforms were (and still are) built from the previous generations of CPUs with reusable software, and thus leveraged faster next-generation CPUs or multicores for their roadmap. That is, until now.

For 2008, the industry buzzwords are ”hardware acceleration.” CPU vendors are integrating custom integrated IP into their chips. AMD and Intel are creating an ecosystem for third party accelerators, named Torenzza and QuickAssist. GPU vendors are setting their sights on general purpose functionality. Meanwhile, a host of other chip companies, too many to mention, are developing new products that target this high performance computing (HPC) market.

A little known fact in the HPC community is that the embedded computing market has always solved their problems with a combination of CPUs and accelerators. Due to different space, weight, power, and environmental requirements for high performance embedded computing (HPEC), a large portion of those accelerators are implemented with field programmable gate arrays (FPGAs) from companies like Altera, Xilinx, and others.

As these two markets collide, the emergence of some of the world’s largest companies from HPC and HPEC are now working together (Intel, AMD, Altera, and Xilinx) to make x86 CPUs with their own internal accelerators and easy to access external FPGA accelerators the solution of choice for both HPC and HPEC. As CPU-bound, software-only solutions require the benefits of hardware acceleration to remain competitive, architects must figure out what to accelerate and how to make the price, performance, and power trade-offs that meet market requirements.

What do I accelerate?

In these examples, we will concentrate on FPGAs, but many of the concepts can be applied to other types of accelerators. A simplistic and very common place for designers to start is to profile your C/C++ code, find the routines that take most of your clock cycles, and start your efforts to increase performance or remove bottlenecks there. Hardware designers have done this for years and found the following types of applications that make sense to run on FPGA hardware. Here are some typical applications that can be parallelized beyond a factor of 10x improvement:

1)  Filters – FIR, IIR, Poly-Phase.
2)  Fast-Fourier Transforms (FFT).
3)  Encryption – AES, TDES, DES, etc.
4)  Video Transcoding – MPEG2, H.264, VC-1, and others.
5)  Compression – ZLIB, GZIP, etc.
6)  Bioinformatics – Smith Waterman, BLAST, ClustalW.
7)  Random Number Generation (RNG) – SOBOL and Mersenne Twister for Monte-Carlo.
8)  Medical Imagining – CT Back Projection.
9)  Packet and Network Processing (IPv6, Deep Packet Inspection).
10) Market Data – FIX, FAST FIX, OPRA, etc.

Another way to describe or find these algorithms in your code is to think of them in one of two ways:

1)  Bit-level processing with deep instruction pipelines.
2)  Vector-based processing of large amounts of data.
Both of these are trying to analyze data in ways that are not the standard 32 bit or 64 bit instruction, which creates overheard for the CPU or GPU because it has a fixed data and instruction set size. Additionally, many of these functions can have very deep instruction pipelines, which in an FPGA can be defined as deep as necessary. FPGAs can be programmed to be 3 bit machines in the example of BLAST that can be parallelized hundreds of times with instruction pipelines over one hundred deep. This creates a single resulting chip which can contain a 1000-core “machine” running at 300MHz or 100x faster than a single 3GHz CPU core.
Another example is encryption, which contains many XOR functions at the bit level, which again can be created easily in a FPGA, parallelized thousands of times, to create a machine that can encrypt data at 4GB/s (Bytes, not bits) using less than 50 percent of a large 65nm FPGA.
A secondary effect of FPGA technology is substantial power savings over today’s high-end CPUs or GPUs. The largest FPGA built on 65nm technology can consume 25 to 30 watts of power versus a x86 CPU, which can run over 100 watts, or worse, a GPGPU, which can easily run over 200 watts. Combine this power savings with any of the examples above and you can have two orders of magnitude improvement on a performance/watt metric. This can be hard to ignore if you are in a design environment that has a limited power budget, like a UAV (Unmanned Aerial Vehicle), or a financial datacenter with major power/cooling concerns.

How do I design my FPGA accelerator?

In order to design an accelerator, you need to decide if you need acceleration in the first place. If someone can achieve what they need with just moving from dual to quad cores or with a C-code rewrite, then that is usually the easier. FPGA acceleration and other exotic technology come into play for those designers who are really pushing the envelope.

The recent push towards industry-standard APIs for accelerators allows architects to build their own accelerated systems with CPU+FPGA rapidly, and avoid “single vendor” lock-in and end-of-life (EOL) issues. Additionally, open standard organizations like OpenFPGA ( are making a concerted effort to help take FPGAs into the mainstream of accelerated computing. By taking an open standards approach for API’s and benchmarks, and by bringing the community together, they are bringing the combination of x86 CPU+FPGA closer to mainstream HPC and even the desktop.

As an alternative to the standard programming API approach, many designers would prefer to just purchase a working acceleration technology and use vendor-supplied building blocks to implement their algorithms. Products like those from Cavium and LSI/Tarari are attractive here. Similarly, out-of-the box FPGA IP solutions like XtremeData’s Floating-Point Vector Math Library, Fast-Fourier Transform, and Random Number Generation offer rapid development options. These solutions are pre-programmed hardware solutions that fit into the design flow very easily. No hardware expertise is needed to use them, which is why they are gaining a lot of attention in the marketplace. Plug them into your system, compile a library, or make a function call in your C/C++ routine, and you are off to the next task.

Finally, a third solution is to hire a hardware expert to help build your own secret-sauce algorithm. FPGA and ASIC consulting companies help customers build exactly what they want, make HW/SW trade-offs, and in some cases help train their customers to maintain and enhance the hardware design. If you need acceleration to be part of your differentiation, then this can be a very profitable and easy way to approach new technologies.

It’s faster… now what? (How do you measure your performance, price, power gains?)

Typically, designers who are looking at acceleration techniques are looking for about a 10x performance improvement of their total application to make it worth the effort. Depending on the goal of the system, the units of measure for success can vary wildly.


For example, every watt that can be saved in a UAV will yield many different advantages to the system: Power and cooling savings, which equals less weight, which means that weight can be replaced by fuel, which means the UAV can fly further or faster, which might be critical to a new mission. Thus a solution that leverages an accelerator might be of equal or “only 2x the performance” to the existing system, but if that yields solutions that are half the size or power, then that “only 2x” savings becomes quite significant.


Another example of how applying acceleration techniques can pay off is raw performance. For example, Investment banks, hedge funds, and boutique trading firms know that increased performance of Monte-Carlo simulations for derivatives pricing and risk assessments can have big money implications. The key requirement in this space is maximum performance of double-precision floating point calculations. This is one of the main reasons why these institutions are turning toward multicore CPUs, and when maximum performance is required, increasingly towards FPGA-based solutions. For example, today’s largest 65nm Stratix III FPGAs from Altera can support up to 40 gigaflops of sustained double-precision floating point throughput at around 30 watts. Importantly, from the end-user poin of view, the ability to finish these calculations faster and more accurately than your competitor can yield tens of millions of dollars in increased profits from exploiting arbitrage opportunities.

Human Benefit

Other examples include FPGAs used for algorithms such as BLAST in the bioinformatics space, which if done faster, can help unravel the codification and functionality of genes and proteins, with major implications for the drug-discovery process. In medical imaging, back-projection algorithms implemented in FPGAs allow for smaller, cheaper, and faster x-ray CT scanners, which can put life-saving information in the hands of more doctors that need it. Increased precision in a next generation radar system can lead to better missile defense or earlier warning of possible threats, which can save lives.


In general, there are dozens of ways to measure acceleration success or lack of it. It will take some effort to evaluate, implement, and then to maintain them. However, many companies are having great success “however they measure it,” using some of the techniques mentioned so far in this article. To help you find other terms for success, you can address these questions: Does 100x performance break a paradigm? Does this create an entirely new market? Does it provide value that cannot be defined by dollars saved, but by lives saved, breakthroughs made, or other similar metrics? These questions really measure the intangible value of acceleration, and the business-savvy people are the ones who can extract tangible value from these type of differentiators.
Think Differently: Re-look at the algorithm

Lastly, the industry is beginning to realize that many of the implementations that we use today are the way they are because of 40 years of von Neumann programming and thinking. Since college (or even earlier) many of today’s programmers have been taught, trained, and lead into thinking that a serial approach is the best and only approach to every problem. The majority of today’s engineers tackle problems the way they were taught or the ways that have worked in the past. Now that the “core wars” are virtually over that 40 years of legacy is breaking. GPUs now have 128 cores and growing. FPGAs can be designed to have thousands of cores, and the word “accelerator” has become a mainstream term once again. Questions like “Can we use direct linear filtering rather than transforming to the frequency domain?”; “Can my accelerator put compression/decompression closer to the CPU so bottlenecks are removed?”; “Do I use double-precision floating point because it is easy or because I need it?”; and many others need to be asked and answered at the architectural level, before our preprogrammed way of thinking gets in the way.

Regardless of what questions your company needs to ask itself or how you decide to solve your problem, programmers and architects are realizing that having 8, 16, or 32 cores isn’t going to solve all their problems anymore. Additionally, as new generations of FPGAs are available, they will have an increased performance per watt advantage over future generations of GPGPUs and manycore CPUs. An example is the recently announced 40nm Stratix IV family from Altera, which is again 2x larger and reasonably faster than previous generations. So step back, think of the algorithm, look at it through a parallel set of eyes, and enjoy. The world is parallel once again, shouldn’t your implementation be?

About the Author

Kevin Urban, director of business development, XtremeData, Inc., has been actively involved in the creation and marketing of advanced communication systems for over 15 years. He holds undergraduate and graduate degrees in electrical engineering from the University of Michigan and a graduate degree in business from the University of Chicago. Additionally, he owns patents for his work in wire-speed latency sensitive scheduling algorithms.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Dell EMC to Supply U Michigan’s Great Lakes Cluster

October 16, 2018

The University of Michigan (U-M) today announced Dell EMC is the lead vendor for U-M’s $4.8 million Great Lakes HPC cluster scheduled for deployment in first half of 2019. The new machine is intended to replace the eig Read more…

By John Russell

What’s New in HPC Research: October (Part 2)

October 15, 2018

In this bimonthly feature, HPCwire will highlight newly published research in the high-performance computing community and related domains. From exascale to quantum computing, the details are here. Check back on the firs Read more…

By Oliver Peckham

Building a Diverse Workforce for Next-Generation Analytics and AI

October 15, 2018

High-performance computing (HPC) has a well-known diversity problem, and groups such as Women in HPC are working to address it. But while the diversity challenge crosses the science and technology spectrum, it is especia Read more…

By Jan Rowell

HPE Extreme Performance Solutions

One Small Step Toward Mars: One Giant Leap for Supercomputing

Since the days of the Space Race between the U.S. and the former Soviet Union, we have continually sought ways to perform experiments in space. Read more…

IBM Accelerated Insights

Houston to Field Massive, ‘Geophysically Configured’ Cloud Supercomputer

October 11, 2018

Based on some news stories out today, one might get the impression that the next system to crack number one on the Top500 would be an industrial oil and gas monster, which would be a first, but at a spec'd 250 single-pre Read more…

By Tiffany Trader

Dell EMC to Supply U Michigan’s Great Lakes Cluster

October 16, 2018

The University of Michigan (U-M) today announced Dell EMC is the lead vendor for U-M’s $4.8 million Great Lakes HPC cluster scheduled for deployment in first Read more…

By John Russell

Houston to Field Massive, ‘Geophysically Configured’ Cloud Supercomputer

October 11, 2018

Based on some news stories out today, one might get the impression that the next system to crack number one on the Top500 would be an industrial oil and gas mon Read more…

By Tiffany Trader

Nvidia Platform Pushes GPUs into Machine Learning, High Performance Data Analytics

October 10, 2018

GPU leader Nvidia, generally associated with deep learning, autonomous vehicles and other higher-end enterprise and scientific workloads (and gaming, of course) Read more…

By Doug Black

Federal Investment in Exascale – What It Really Means

October 10, 2018

Earlier this month, the EuroHPC JU (Joint Undertaking) reached critical mass, and it seems all EU and affiliated member states, bar the UK (unsurprisingly), have or will sign on. The EuroHPC JU was born from a recognition that individual EU member states, and the EU as a whole, were significantly underinvesting in HPC compared to the US, China and Japan, who all have their own exascale investment and delivery strategies (NSCI, 13th 5 Year Plan, Post-K, etc). Read more…

By Dairsie Latimer

NERSC-9 Clues Found in NERSC 2017 Annual Report

October 8, 2018

If you’re eager to find out who’ll supply NERSC’s next-gen supercomputer, codenamed NERSC-9, here’s a project update to tide you over until the winning bid and system details are revealed. The upcoming system is referenced several times in the recently published 2017 NERSC annual report. Read more…

By Tiffany Trader

DDN, Nvidia Blueprint Unified AI Appliance with Up to 9 DGX-1s

October 4, 2018

Continuing the roll-out of the A3I (Accelerated, Any-Scale AI) storage strategy kicked off in June, DDN today announced a new set of solutions that combine the Read more…

By Tiffany Trader

D-Wave Is Latest to Offer Quantum Cloud Platform

October 4, 2018

D-Wave Systems today launched its cloud platform for quantum computing – Leap – which combines a development environment, community features, and "real-time Read more…

By John Russell

Rise of the Machines – Clarion Call on AI by U.S. House Subcommittee

October 2, 2018

Last week, the top U.S. House of Representatives subcommittee on IT weighed in on AI with a new report - Rise of the Machines: Artificial Intelligence and its Growing Impact on U.S. Policy. Read more…

By John Russell

TACC Wins Next NSF-funded Major Supercomputer

July 30, 2018

The Texas Advanced Computing Center (TACC) has won the next NSF-funded big supercomputer beating out rivals including the National Center for Supercomputing Ap Read more…

By John Russell

IBM at Hot Chips: What’s Next for Power

August 23, 2018

With processor, memory and networking technologies all racing to fill in for an ailing Moore’s law, the era of the heterogeneous datacenter is well underway, Read more…

By Tiffany Trader

Requiem for a Phi: Knights Landing Discontinued

July 25, 2018

On Monday, Intel made public its end of life strategy for the Knights Landing "KNL" Phi product set. The announcement makes official what has already been wide Read more…

By Tiffany Trader

CERN Project Sees Orders-of-Magnitude Speedup with AI Approach

August 14, 2018

An award-winning effort at CERN has demonstrated potential to significantly change how the physics based modeling and simulation communities view machine learni Read more…

By Rob Farber

House Passes $1.275B National Quantum Initiative

September 17, 2018

Last Thursday the U.S. House of Representatives passed the National Quantum Initiative Act (NQIA) intended to accelerate quantum computing research and developm Read more…

By John Russell

Summit Supercomputer is Already Making its Mark on Science

September 20, 2018

Summit, now the fastest supercomputer in the world, is quickly making its mark in science – five of the six finalists just announced for the prestigious 2018 Read more…

By John Russell

New Deep Learning Algorithm Solves Rubik’s Cube

July 25, 2018

Solving (and attempting to solve) Rubik’s Cube has delighted millions of puzzle lovers since 1974 when the cube was invented by Hungarian sculptor and archite Read more…

By John Russell

AMD’s EPYC Road to Redemption in Six Slides

June 21, 2018

A year ago AMD returned to the server market with its EPYC processor line. The earth didn’t tremble but folks took notice. People remember the Opteron fondly Read more…

By John Russell

Leading Solution Providers

HPC on Wall Street 2018 Booth Video Tours Playlist


Dell EMC





D-Wave Breaks New Ground in Quantum Simulation

July 16, 2018

Last Friday D-Wave scientists and colleagues published work in Science which they say represents the first fulfillment of Richard Feynman’s 1982 notion that Read more…

By John Russell

TACC’s ‘Frontera’ Supercomputer Expands Horizon for Extreme-Scale Science

August 29, 2018

The National Science Foundation and the Texas Advanced Computing Center announced today that a new system, called Frontera, will overtake Stampede 2 as the fast Read more…

By Tiffany Trader

Intel Announces Cooper Lake, Advances AI Strategy

August 9, 2018

Intel's chief datacenter exec Navin Shenoy kicked off the company's Data-Centric Innovation Summit Wednesday, the day-long program devoted to Intel's datacenter Read more…

By Tiffany Trader

HPE No. 1, IBM Surges, in ‘Bucking Bronco’ High Performance Server Market

September 27, 2018

Riding healthy U.S. and global economies, strong demand for AI-capable hardware and other tailwind trends, the high performance computing server market jumped 28 percent in the second quarter 2018 to $3.7 billion, up from $2.9 billion for the same period last year, according to industry analyst firm Hyperion Research. Read more…

By Doug Black

GPUs Power Five of World’s Top Seven Supercomputers

June 25, 2018

The top 10 echelon of the newly minted Top500 list boasts three powerful new systems with one common engine: the Nvidia Volta V100 general-purpose graphics proc Read more…

By Tiffany Trader

MLPerf – Will New Machine Learning Benchmark Help Propel AI Forward?

May 2, 2018

Let the AI benchmarking wars begin. Today, a diverse group from academia and industry – Google, Baidu, Intel, AMD, Harvard, and Stanford among them – releas Read more…

By John Russell

Germany Celebrates Launch of Two Fastest Supercomputers

September 26, 2018

The new high-performance computer SuperMUC-NG at the Leibniz Supercomputing Center (LRZ) in Garching is the fastest computer in Germany and one of the fastest i Read more…

By Tiffany Trader

Aerodynamic Simulation Reveals Best Position in a Peloton of Cyclists

July 5, 2018

Eindhoven University of Technology (TU/e) and KU Leuven research group conducts the largest numerical simulation ever done in the sport industry and cycling discipline. The goal was to understand the aerodynamic interactions in the peloton, i.e., the main pack of cyclists in a race. Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This