IBM Roadrunner Takes the Gold in the Petaflop Race

By Michael Feldman

June 9, 2008

Petaflop. Sure it’s just a number, but it’s a big number. On June 10, IBM announced that its Roadrunner supercomputer reached a record-breaking one petaflop — a quadrillion floating point operations per second — using the standard Linpack benchmark. It is the first general-purpose computer to reach this milestone. The new performance record represents more than twice the computational power of the reigning TOP500 champ, Lawrence Livermore’s Blue Gene/L supercomputer.

The $120 million Roadrunner was built, tested, tuned, and benchmarked in Poughkeepsie, New York. Later this summer the 250 ton machine will be shipped to its final designation at Los Alamos National Laboratory in New Mexico, where it will be used by the National Nuclear Security Administration (NNSA) to ensure the safety and reliability of the U.S. nuclear weapons stockpile. It’s been 15 years since the last “live” nuclear weapons test, a period in which the NNSA has relied exclusively on computer simulations to test the nation’s nuclear arsenal.

“In these simulations, there is the confluence of more physics, chemistry and material science than any other scientific enterprise than I’m aware of,” says Demitri Kusnezov, director of the Office of Research, Development and Simulation at the NNSA. “It takes the largest systems to try and simulate very complex questions that the nation depends on every year. Roadrunner is our latest tool in trying to do this. It’s a monumental achievement.”

When not performing weapons simulation duties, Roadrunner will be tapped for unclassified research in astronomy, energy, human genomics, nanoelectronics, and climatology. An IBM application team has already achieved a petaflop (using single precision floating point) on a simulation code for the human brain. Some of the initial testing planned for early 2009 at Los Alamos will involve a number of open science codes. These include applications that simulate the molecular breakdown of cellulose for biofuels, supernova light curves, 3D magnetic reconnection in plasma physics, and time evolution of metallic nanowires.

Roadrunner represents a unique architecture that combines AMD dual-core Opteron processors with the new souped-up IBM Cell (PowerXCell 8i) processors. It is the Cell processors that are doing most of the heavy lifting though. The 6000+ Opterons in the compute blades contribute only 44 teraflops, while the 12,000+ Cell chips contribute 1,332 teraflops. Both numbers reflect peak performance. The sustained Linpack result is 1,026 teraflops, or just over one petaflop.

Drilling down a little, Roadrunner is made up of 17 “connect units (CUs),” each of which is a collection of 180 compute nodes. Each CU sports a 288-port InfiniBand DDR switch that routes 55 miles of optical interconnects throughout the system. A compute node is a “TriBlade,” consisting of a single 2-socket dual-core Opteron LS21 blade connected to two dual-socket QS22 Cell blades. Internally, each Opteron core is connected to one Cell chip over a dedicated PCIe link. While the node-to-node communication for the compute units is all InfiniBand, the machine employs 10GbE to talk to 2 petabytes of external storage, which is supplied by Panasas.

Because most of the compute power relies on the high-performance Cell processor, the system is quite energy efficient. According to IBM, Roadrunner draws 3.9 megawatts, and delivers 376 megaflops/watt, besting even the PowerPC-based Blue Gene/P metric of around 350 megaflops/watt. For comparison, the most energy-efficient Xeon-based supercomputer clusters deliver only about 150 megaflops/watt.

Despite the exotic hardware design, a lot of the effort for the project went into getting all the software in place to make application porting and development easy. Chief IBM Roadrunner engineer, Don Grice believes that multicore/manycore and heterogeneous computing is “the wave of the future,” at least for the next 10 years or so. But, he says, the key to unleashing this power will be developing software that is able to tap into all this processing performance.

IBM uses its internally-developed SDK as well as open source software for the Roadrunner application platform. The software model is based on standard MPI, where each MPI task makes use of one Opteron core and a Cell processor. Custom MPI implementations could presumably change that mix, depending upon the needs of specific workloads. IBM’s SDK DaCS library provides the low-level glue between the Cell and the Opteron pieces, while at the outer level, Red Hat Linux and xCAT cluster management supplies the application’s operating environment.

The ability to optimize memory flow across the system will be the critical factor in unleashing the performance from these hybrid machines. “This feels very similar to the change we made when we went from shared memory to distributed memory…,” observed Grice. “Now we have to figure out how to get around this memory bandwidth wall and heterogeneous cores.”

Grice admits that the software model they have constructed is just a start for making hybrid systems, like Roadrunner, easily programmable. When you combine multiple computing technologies (i.e., heterogeneous instruction sets, multicore processors, vector SIMD units, local memory stores, explicit DMA, on-chip CPU/memory networks, remote accelerators and cluster computing) the developer is going to need a framework that provides some level of hardware independence. For the first cut at this, IBM decided to go the library route as a relatively easy way to glue together the different binaries and help take the complexity out of the heterogeneity. Later versions could involve new programming languages and compiler/runtime technologies.

Roadrunner is part of a larger trend in which supercomputing performance has grown a thousand-fold every ten years. That’s about an order of magnitude greater than could be attributed to Moore’s Law alone. It forces HPC researchers and industry users to constantly rethink the kinds of applications that can be run on the top systems as older machines are made obsolete. The greater performance means simulations can use higher resolutions or longer time periods to develop ever more accurate models. Says Grice: “A job that would take you about a week to run on Roadrunner would have taken you 20 years to run on a machine just 10 years ago.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blue Ribbon and Harley Davidson motorcycles the agenda addresse Read more…

By Merle Giles

NSF Awards $10M to Extend Chameleon Cloud Testbed Project

September 19, 2017

The National Science Foundation has awarded a second phase, $10 million grant to the Chameleon cloud computing testbed project led by University of Chicago with partners at the Texas Advanced Computing Center (TACC), Ren Read more…

By John Russell

NERSC Simulations Shed Light on Fusion Reaction Turbulence

September 19, 2017

Understanding fusion reactions in detail – particularly plasma turbulence – is critical to the effort to bring fusion power to reality. Recent work including roughly 70 million hours of compute time at the National E Read more…

HPE Extreme Performance Solutions

HPE Prepares Customers for Success with the HPC Software Portfolio

High performance computing (HPC) software is key to harnessing the full power of HPC environments. Development and management tools enable IT departments to streamline installation and maintenance of their systems as well as create, optimize, and run their HPC applications. Read more…

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakthrough Science at the Exascale” at the ACM Europe Conferen Read more…

By Tiffany Trader

Takeaways from the Milwaukee HPC User Forum

September 19, 2017

Milwaukee’s elegant Pfister Hotel hosted approximately 100 attendees for the 66th HPC User Forum (September 5-7, 2017). In the original home city of Pabst Blu Read more…

By Merle Giles

Kathy Yelick Charts the Promise and Progress of Exascale Science

September 15, 2017

On Friday, Sept. 8, Kathy Yelick of Lawrence Berkeley National Laboratory and the University of California, Berkeley, delivered the keynote address on “Breakt Read more…

By Tiffany Trader

DARPA Pledges Another $300 Million for Post-Moore’s Readiness

September 14, 2017

The Defense Advanced Research Projects Agency (DARPA) launched a giant funding effort to ensure the United States can sustain the pace of electronic innovation vital to both a flourishing economy and a secure military. Under the banner of the Electronics Resurgence Initiative (ERI), some $500-$800 million will be invested in post-Moore’s Law technologies. Read more…

By Tiffany Trader

IBM Breaks Ground for Complex Quantum Chemistry

September 14, 2017

IBM has reported the use of a novel algorithm to simulate BeH2 (beryllium-hydride) on a quantum computer. This is the largest molecule so far simulated on a quantum computer. The technique, which used six qubits of a seven-qubit system, is an important step forward and may suggest an approach to simulating ever larger molecules. Read more…

By John Russell

Cubes, Culture, and a New Challenge: Trish Damkroger Talks about Life at Intel—and Why HPC Matters More Than Ever

September 13, 2017

Trish Damkroger wasn’t looking to change jobs when she attended SC15 in Austin, Texas. Capping a 15-year career within Department of Energy (DOE) laboratories, she was acting Associate Director for Computation at Lawrence Livermore National Laboratory (LLNL). Her mission was to equip the lab’s scientists and research partners with resources that would advance their cutting-edge work... Read more…

By Jan Rowell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

MIT-IBM Watson AI Lab Targets Algorithms, AI Physics

September 7, 2017

Investment continues to flow into artificial intelligence research, especially in key areas such as AI algorithms that promise to move the technology from speci Read more…

By George Leopold

Need Data Science CyberInfrastructure? Check with RENCI’s xDCI Concierge

September 6, 2017

For about a year the Renaissance Computing Institute (RENCI) has been assembling best practices and open source components around data-driven scientific researc Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

Top500 Results: Latest List Trends and What’s in Store

June 19, 2017

Greetings from Frankfurt and the 2017 International Supercomputing Conference where the latest Top500 list has just been revealed. Although there were no major Read more…

By Tiffany Trader

Leading Solution Providers

IBM Clears Path to 5nm with Silicon Nanosheets

June 5, 2017

Two years since announcing the industry’s first 7nm node test chip, IBM and its research alliance partners GlobalFoundries and Samsung have developed a proces Read more…

By Tiffany Trader

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

GlobalFoundries: 7nm Chips Coming in 2018, EUV in 2019

June 13, 2017

GlobalFoundries has formally announced that its 7nm technology is ready for customer engagement with product tape outs expected for the first half of 2018. The Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This