IBM Roadrunner Takes the Gold in the Petaflop Race

By Michael Feldman

June 9, 2008

Petaflop. Sure it’s just a number, but it’s a big number. On June 10, IBM announced that its Roadrunner supercomputer reached a record-breaking one petaflop — a quadrillion floating point operations per second — using the standard Linpack benchmark. It is the first general-purpose computer to reach this milestone. The new performance record represents more than twice the computational power of the reigning TOP500 champ, Lawrence Livermore’s Blue Gene/L supercomputer.

The $120 million Roadrunner was built, tested, tuned, and benchmarked in Poughkeepsie, New York. Later this summer the 250 ton machine will be shipped to its final designation at Los Alamos National Laboratory in New Mexico, where it will be used by the National Nuclear Security Administration (NNSA) to ensure the safety and reliability of the U.S. nuclear weapons stockpile. It’s been 15 years since the last “live” nuclear weapons test, a period in which the NNSA has relied exclusively on computer simulations to test the nation’s nuclear arsenal.

“In these simulations, there is the confluence of more physics, chemistry and material science than any other scientific enterprise than I’m aware of,” says Demitri Kusnezov, director of the Office of Research, Development and Simulation at the NNSA. “It takes the largest systems to try and simulate very complex questions that the nation depends on every year. Roadrunner is our latest tool in trying to do this. It’s a monumental achievement.”

When not performing weapons simulation duties, Roadrunner will be tapped for unclassified research in astronomy, energy, human genomics, nanoelectronics, and climatology. An IBM application team has already achieved a petaflop (using single precision floating point) on a simulation code for the human brain. Some of the initial testing planned for early 2009 at Los Alamos will involve a number of open science codes. These include applications that simulate the molecular breakdown of cellulose for biofuels, supernova light curves, 3D magnetic reconnection in plasma physics, and time evolution of metallic nanowires.

Roadrunner represents a unique architecture that combines AMD dual-core Opteron processors with the new souped-up IBM Cell (PowerXCell 8i) processors. It is the Cell processors that are doing most of the heavy lifting though. The 6000+ Opterons in the compute blades contribute only 44 teraflops, while the 12,000+ Cell chips contribute 1,332 teraflops. Both numbers reflect peak performance. The sustained Linpack result is 1,026 teraflops, or just over one petaflop.

Drilling down a little, Roadrunner is made up of 17 “connect units (CUs),” each of which is a collection of 180 compute nodes. Each CU sports a 288-port InfiniBand DDR switch that routes 55 miles of optical interconnects throughout the system. A compute node is a “TriBlade,” consisting of a single 2-socket dual-core Opteron LS21 blade connected to two dual-socket QS22 Cell blades. Internally, each Opteron core is connected to one Cell chip over a dedicated PCIe link. While the node-to-node communication for the compute units is all InfiniBand, the machine employs 10GbE to talk to 2 petabytes of external storage, which is supplied by Panasas.

Because most of the compute power relies on the high-performance Cell processor, the system is quite energy efficient. According to IBM, Roadrunner draws 3.9 megawatts, and delivers 376 megaflops/watt, besting even the PowerPC-based Blue Gene/P metric of around 350 megaflops/watt. For comparison, the most energy-efficient Xeon-based supercomputer clusters deliver only about 150 megaflops/watt.

Despite the exotic hardware design, a lot of the effort for the project went into getting all the software in place to make application porting and development easy. Chief IBM Roadrunner engineer, Don Grice believes that multicore/manycore and heterogeneous computing is “the wave of the future,” at least for the next 10 years or so. But, he says, the key to unleashing this power will be developing software that is able to tap into all this processing performance.

IBM uses its internally-developed SDK as well as open source software for the Roadrunner application platform. The software model is based on standard MPI, where each MPI task makes use of one Opteron core and a Cell processor. Custom MPI implementations could presumably change that mix, depending upon the needs of specific workloads. IBM’s SDK DaCS library provides the low-level glue between the Cell and the Opteron pieces, while at the outer level, Red Hat Linux and xCAT cluster management supplies the application’s operating environment.

The ability to optimize memory flow across the system will be the critical factor in unleashing the performance from these hybrid machines. “This feels very similar to the change we made when we went from shared memory to distributed memory…,” observed Grice. “Now we have to figure out how to get around this memory bandwidth wall and heterogeneous cores.”

Grice admits that the software model they have constructed is just a start for making hybrid systems, like Roadrunner, easily programmable. When you combine multiple computing technologies (i.e., heterogeneous instruction sets, multicore processors, vector SIMD units, local memory stores, explicit DMA, on-chip CPU/memory networks, remote accelerators and cluster computing) the developer is going to need a framework that provides some level of hardware independence. For the first cut at this, IBM decided to go the library route as a relatively easy way to glue together the different binaries and help take the complexity out of the heterogeneity. Later versions could involve new programming languages and compiler/runtime technologies.

Roadrunner is part of a larger trend in which supercomputing performance has grown a thousand-fold every ten years. That’s about an order of magnitude greater than could be attributed to Moore’s Law alone. It forces HPC researchers and industry users to constantly rethink the kinds of applications that can be run on the top systems as older machines are made obsolete. The greater performance means simulations can use higher resolutions or longer time periods to develop ever more accurate models. Says Grice: “A job that would take you about a week to run on Roadrunner would have taken you 20 years to run on a machine just 10 years ago.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

TACC Researchers Test AI Traffic Monitoring Tool in Austin

December 13, 2017

Traffic jams and mishaps are often painful and sometimes dangerous facts of life. At this week’s IEEE International Conference on Big Data being held in Boston, researchers from TACC and colleagues will present a new Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in what has become an overwhelmingly two-socket landscape in the d Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of quantum. This week, Microsoft took the next step in advanci Read more…

By Tiffany Trader

HPE Extreme Performance Solutions

Explore the Origins of Space with COSMOS and Memory-Driven Computing

From the formation of black holes to the origins of space, data is the key to unlocking the secrets of the early universe. Read more…

ESnet Now Moving More Than 1 Petabyte/wk

December 12, 2017

Optimizing ESnet (Energy Sciences Network), the world's fastest network for science, is an ongoing process. Recently a two-year collaboration by ESnet users – the Petascale DTN Project – achieved its ambitious goal t Read more…

AMD Wins Another: Baidu to Deploy EPYC on Single Socket Servers

December 13, 2017

When AMD introduced its EPYC chip line in June, the company said a portion of the line was specifically designed to re-invigorate a single socket segment in wha Read more…

By John Russell

Microsoft Wants to Speed Quantum Development

December 12, 2017

Quantum computing continues to make headlines in what remains of 2017 as tech giants jockey to establish a pole position in the race toward commercialization of Read more…

By Tiffany Trader

HPC Iron, Soft, Data, People – It Takes an Ecosystem!

December 11, 2017

Cutting edge advanced computing hardware (aka big iron) does not stand by itself. These computers are the pinnacle of a myriad of technologies that must be care Read more…

By Alex R. Larzelere

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Microsoft Spins Cycle Computing into Core Azure Product

December 5, 2017

Last August, cloud giant Microsoft acquired HPC cloud orchestration pioneer Cycle Computing. Since then the focus has been on integrating Cycle’s organization Read more…

By John Russell

GlobalFoundries, Ayar Labs Team Up to Commercialize Optical I/O

December 4, 2017

GlobalFoundries (GF) and Ayar Labs, a startup focused on using light, instead of electricity, to transfer data between chips, today announced they've entered in Read more…

By Tiffany Trader

HPE In-Memory Platform Comes to COSMOS

November 30, 2017

Hewlett Packard Enterprise is on a mission to accelerate space research. In August, it sent the first commercial-off-the-shelf HPC system into space for testing Read more…

By Tiffany Trader

SC17 Cluster Competition: Who Won and Why? Results Analyzed and Over-Analyzed

November 28, 2017

Everyone by now knows that Nanyang Technological University of Singapore (NTU) took home the highest LINPACK Award and the Overall Championship from the recently concluded SC17 Student Cluster Competition. We also already know how the teams did in the Highest LINPACK and Highest HPCG competitions, with Nanyang grabbing bragging rights for both benchmarks. Read more…

By Dan Olds

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open questi Read more…

By Tiffany Trader

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshops and other technical sessions will be inundated with requests for feedback. Read more…

By Andrew Jones

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

IBM Begins Power9 Rollout with Backing from DOE, Google

December 6, 2017

After over a year of buildup, IBM is unveiling its first Power9 system based on the same architecture as the Department of Energy CORAL supercomputers, Summit a Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Tensors Come of Age: Why the AI Revolution Will Help HPC

November 13, 2017

Thirty years ago, parallel computing was coming of age. A bitter battle began between stalwart vector computing supporters and advocates of various approaches to parallel computing. IBM skeptic Alan Karp, reacting to announcements of nCUBE’s 1024-microprocessor system and Thinking Machines’ 65,536-element array, made a public $100 wager that no one could get a parallel speedup of over 200 on real HPC workloads. Read more…

By John Gustafson & Lenore Mullin

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Share This