IBM Roadrunner Takes the Gold in the Petaflop Race

By Michael Feldman

June 9, 2008

Petaflop. Sure it’s just a number, but it’s a big number. On June 10, IBM announced that its Roadrunner supercomputer reached a record-breaking one petaflop — a quadrillion floating point operations per second — using the standard Linpack benchmark. It is the first general-purpose computer to reach this milestone. The new performance record represents more than twice the computational power of the reigning TOP500 champ, Lawrence Livermore’s Blue Gene/L supercomputer.

The $120 million Roadrunner was built, tested, tuned, and benchmarked in Poughkeepsie, New York. Later this summer the 250 ton machine will be shipped to its final designation at Los Alamos National Laboratory in New Mexico, where it will be used by the National Nuclear Security Administration (NNSA) to ensure the safety and reliability of the U.S. nuclear weapons stockpile. It’s been 15 years since the last “live” nuclear weapons test, a period in which the NNSA has relied exclusively on computer simulations to test the nation’s nuclear arsenal.

“In these simulations, there is the confluence of more physics, chemistry and material science than any other scientific enterprise than I’m aware of,” says Demitri Kusnezov, director of the Office of Research, Development and Simulation at the NNSA. “It takes the largest systems to try and simulate very complex questions that the nation depends on every year. Roadrunner is our latest tool in trying to do this. It’s a monumental achievement.”

When not performing weapons simulation duties, Roadrunner will be tapped for unclassified research in astronomy, energy, human genomics, nanoelectronics, and climatology. An IBM application team has already achieved a petaflop (using single precision floating point) on a simulation code for the human brain. Some of the initial testing planned for early 2009 at Los Alamos will involve a number of open science codes. These include applications that simulate the molecular breakdown of cellulose for biofuels, supernova light curves, 3D magnetic reconnection in plasma physics, and time evolution of metallic nanowires.

Roadrunner represents a unique architecture that combines AMD dual-core Opteron processors with the new souped-up IBM Cell (PowerXCell 8i) processors. It is the Cell processors that are doing most of the heavy lifting though. The 6000+ Opterons in the compute blades contribute only 44 teraflops, while the 12,000+ Cell chips contribute 1,332 teraflops. Both numbers reflect peak performance. The sustained Linpack result is 1,026 teraflops, or just over one petaflop.

Drilling down a little, Roadrunner is made up of 17 “connect units (CUs),” each of which is a collection of 180 compute nodes. Each CU sports a 288-port InfiniBand DDR switch that routes 55 miles of optical interconnects throughout the system. A compute node is a “TriBlade,” consisting of a single 2-socket dual-core Opteron LS21 blade connected to two dual-socket QS22 Cell blades. Internally, each Opteron core is connected to one Cell chip over a dedicated PCIe link. While the node-to-node communication for the compute units is all InfiniBand, the machine employs 10GbE to talk to 2 petabytes of external storage, which is supplied by Panasas.

Because most of the compute power relies on the high-performance Cell processor, the system is quite energy efficient. According to IBM, Roadrunner draws 3.9 megawatts, and delivers 376 megaflops/watt, besting even the PowerPC-based Blue Gene/P metric of around 350 megaflops/watt. For comparison, the most energy-efficient Xeon-based supercomputer clusters deliver only about 150 megaflops/watt.

Despite the exotic hardware design, a lot of the effort for the project went into getting all the software in place to make application porting and development easy. Chief IBM Roadrunner engineer, Don Grice believes that multicore/manycore and heterogeneous computing is “the wave of the future,” at least for the next 10 years or so. But, he says, the key to unleashing this power will be developing software that is able to tap into all this processing performance.

IBM uses its internally-developed SDK as well as open source software for the Roadrunner application platform. The software model is based on standard MPI, where each MPI task makes use of one Opteron core and a Cell processor. Custom MPI implementations could presumably change that mix, depending upon the needs of specific workloads. IBM’s SDK DaCS library provides the low-level glue between the Cell and the Opteron pieces, while at the outer level, Red Hat Linux and xCAT cluster management supplies the application’s operating environment.

The ability to optimize memory flow across the system will be the critical factor in unleashing the performance from these hybrid machines. “This feels very similar to the change we made when we went from shared memory to distributed memory…,” observed Grice. “Now we have to figure out how to get around this memory bandwidth wall and heterogeneous cores.”

Grice admits that the software model they have constructed is just a start for making hybrid systems, like Roadrunner, easily programmable. When you combine multiple computing technologies (i.e., heterogeneous instruction sets, multicore processors, vector SIMD units, local memory stores, explicit DMA, on-chip CPU/memory networks, remote accelerators and cluster computing) the developer is going to need a framework that provides some level of hardware independence. For the first cut at this, IBM decided to go the library route as a relatively easy way to glue together the different binaries and help take the complexity out of the heterogeneity. Later versions could involve new programming languages and compiler/runtime technologies.

Roadrunner is part of a larger trend in which supercomputing performance has grown a thousand-fold every ten years. That’s about an order of magnitude greater than could be attributed to Moore’s Law alone. It forces HPC researchers and industry users to constantly rethink the kinds of applications that can be run on the top systems as older machines are made obsolete. The greater performance means simulations can use higher resolutions or longer time periods to develop ever more accurate models. Says Grice: “A job that would take you about a week to run on Roadrunner would have taken you 20 years to run on a machine just 10 years ago.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This