The Greening of HPC

By Michael Feldman

June 26, 2008

One of the final panel sessions at the International Supercomputing Conference (ISC) last week focused on “green” supercomputing, a term used to encompass both power efficiency and environmental responsibility. Barely an issue just a couple of years ago, today every IT vendor, HPC or otherwise, is selling green computing in one form or another. With overall IT power consumption expected to grow around 15 percent per year and the pressure on datacenters to accommodate ever-larger systems, energy conserving strategies have become a huge issue in HPC and the IT industry, in general.

Panel chair Horst Simon (LBNL) started the session by noting that even small energy cutbacks can yield large savings over a long period of time. He pointed out the very modest energy saving measures instituted in the U.S. in the mid ’70s in response to the oil embargo netted $700 billion of savings over the ensuing 30 years. Although worldwide, IT infrastructure consumes only about 0.8% of energy used, the cost totaled $7.2 billion in 2005. Given the double-digit growth rate of IT power consumption, steps taken today could save billions of dollars over the next decade.

Simon cited a Google report that determined that datacenter energy costs are starting to dominate lifecycle costs. According to this study, energy costs may eclipse acquisition costs for low-end servers after just two years of service. With that in mind, Google and Microsoft are building huge datacenters (tens of megawatts) along the Columbia River to take advantage of cheap hyro-electricity and use the river water for cooling. Ten or fifteen lesser-known IT companies are building similar facilities elsewhere in anticipation of future demand for ultra-scale datacenters. “Clearly the industry is changing and something is going on with power and computing,” Simon noted.

Green Destiny

Virginia Tech’s Wu-chun Feng was interested in green computing before it became fashionable. In 2002, Feng and his colleagues became interested in developing an energy-efficient HPC system that required minimum cooling. The effort was born out of necessity. Virginia Tech’s datacenter wasn’t much more than a warehouse. It had little access to cooling, with temperatures in mid-summer rising to 85-90F. Both power and space were limited. The goal was to develop a highly reliable machine that could operate under these harsh conditions; performance was secondary.

In response, Feng’s team developed a 240-node cluster, called Green Destiny, based on the highly energy-efficient Transmeta processor (1 GHz TM5800). The entire system used 3.2 kilowatts. The Transmeta chips weren’t the fastest chip ever conceived. Green Destiny topped out at 101 gigaflops on Linpack. Even in 2002 that would have placed it in the bottom half of the TOP500. Feng recalled they took some heat about the machine’s low performance, causing one colleague to joke that it “runs just as fast when it’s unplugged.” But the project was a success. In the two-year life of the system, there was no unscheduled downtime.

Other than interest in the exotic Transmeta hardware, Feng’s work got little attention. In 2002, HPC was about performance at any cost. Oil was $25 a barrel and not many people were worried about power and cooling costs yet. The conventional wisdom was that Moore’s Law would solve everything. “It’s interesting to see in five and half years how things have changed,” said Feng.

Computing per Watt Has Been Solved

HPC Veteran John Gustafson broke with conventional wisdom, declaring that the computing part of our machines is already highly energy efficient. He noted that the latest ClearSpeed gear delivers 4 gigaflops/watt, and Intel will soon achieve that in mainstream processors. According to Gustafson, the computational elements of a modern HPC system consume just a small fraction of the total power.

He illustrated this by pointing out that a typical Linpack run for a top 10 system uses the equivalent of 20 barrels of oil. The floating point calculation part uses just 0.1 barrel. The rest is used moving data from one point to the other (although he admitted that includes on-chip data movement as well). With that in mind, Gustafson said that industry should now focus on the energy efficiency of data communication. He wants to replace flops with a new metric: “byps” or bytes per second. According to him, measuring byps per watt will give people a much better understanding of the energy efficiency of systems.

Wasteful power consumption in data communications is relatively easy to find. According to an IEEE Spectrum report, in 2005 it was estimated that all the NICs in the U.S. consumed 5.3 terawatt-hours of energy. Since all of IT consumes 200 terawatt-hours, the NIC devices alone represent 2.6 percent of the power used by all the machines. Furthermore, since communication tends to be bursty, about 95 percent of this energy is wasted. Most of the time, NIC is chewing up watt-hours waiting for the next data deluge.

Gustafson maintains that computing is not going green to reduce energy use or reduce the carbon footprint, but to get more performance within a fixed power budget. “This is the inherent nature of HPC,” said Gustafson. Improving performance per watt will go to increasing performance, not reducing watts. After all, he said, “HPC users are not tree huggers.”

Green Computing by Law

Because of Japan’s limited domestic energy resources and an environmentally conscious populace, green computing is more or less mandated by law in the island nation. Under the Kyoto Treaty, the amount of carbon many government facilities and public universities can emit is regulated. With such stringent limits, datacenters have no choice but to aggressively pursue energy efficiency.

As the technical lead for the TSUBAME supercomputer at the Tokyo Institute of Technology (TiTech), Satoshi Matsuoka has had to deal with this reality for some time. The TSUBAME machine was built with ClearSpeed accelerators on top of conventional Opteron nodes to achieve the high levels of performance with a low power consumption. Currently at 100 teraflops, the system consumes a total of 1.2 megawatts for power and cooling.

Matsuoka explained that as part of TSUBAME’s upgrade path over the next two years, they are tasked to deliver a one petaflop system — a 10-fold increase in performance over the current system. And they have to achieve that with the same power consumption as today’s TSUBAME. That means they will have to exceed the energy efficiency of the IBM Roadrunner, the most energy-efficient supercomputer ever built. One of the technologies TiTech is looking at is GPGPU. The raw double precision performance per watt is not as good as the ClearSpeed boards, but GPUs are very well suited to data bandwidth-intensive applications, like FFT codes. And even with today’s technology, the energy efficiency of GPUs is about five times better than Blue Gene.

On the national scale, Matsuoka said the Japanese government is starting a five-year project in ultra-low-power HPC. Researchers will look at multicore processors, accelerators, next-generation memory technology, advanced networks, better cooling technology, facility improvement, zero emission power sources, and low-power algorithms. The project’s goal is to develop basic technologies that will enable a 1,000-fold increase in energy efficiency over the next decade.

Integrated Facilities Design

Dr. Franz-Josef Pfreundt, who heads IT at Fraunhofer-ITWM, thinks the real discussion of green computing needs to focus on energy costs. He noted that an environmentally-friendly solution could be provided using suitable biofuels or solar energy technology, but costs may make such a model impractical.

Pfreundt asserted that currently energy costs represent only a few percent per year of the initial acquisition cost of a supercomputer. That works out to only about 10 to 15 percent of the machine’s cost over its three-year lifetime. At ITWM they’ve achieved that ratio for their latest 2.1 million euro supercomputer, even at the rate of 0.1 euros/KW-hour. He also argued that extending the useful life of the hardware is another cost-saving strategy.

Pfreundt believes that to optimize power use, people need to consider the efficiency of the entire computing infrastructure. Part of the problem, he said, is that the energy budget for the system is divorced from the acquisition cost. If they were wrapped together as part of the system procurement, buyers would naturally pay more attention to power consumption. At ITWM, they’ve managed to achieve a relatively cost-efficient setup by re-using some of the waste heat and selecting energy efficient hardware.

For example, by taking advantage the temperate German climate, they use outside air for cooling — something that would not be possible in summer over much of the U.S. and Asia. They also recycle the warmed 86F air to heat local greenhouses. Pfreundt thinks that if they could extract more heat from the computer directly, that is, water cool them, the waste heat would have even more value, since the water could be sold for community heating.

ITWM recently purchased a 70-blade IBM QS22 BladeCenter cluster based on the new Cell processors (PowerXCell 8i), which are the same blades that went into the Roadrunner petaflop machine. At ITWM, they’ve demonstrated 488 megaflops per watt on Linpack and think they can achieve 600 megaflops per watt, which would earn it the top spot on the Green500 list. While the current Cell processors provide 1.6 gigaflops/watt, Pfreundt projected that within three years the industry will have chips that deliver 10 gigaflops/watt. With that level of efficiency, Pfreundt said he will be able to get a petaflop into his facility.

Learning From the Embedded Space

Berkeley Lab’s John Shalf observed that because of the industry’s typical two to four year design cycle, not much has occurred that fundamentally addresses the power issues in computing, although he thinks we’re starting to see the beginnings of some promising approaches. Accelerators like the Cell processor and GPUs have huge potential, especially with the use of properly tuned codes, but the downside of shuffling data back and forth between host CPU and the accelerator can limit performance on many apps. Shalf sees discrete accelerators as a stepping stone on the path to integrated manycore designs.

According to him, the goal of green computing is to minimize the power consumed for the amount of work performed. This has been the driving force behind embedded computing for some time and is the reason Shalf believes that the current power crisis is converging the embedded and high performance computing spaces. In the embedded world, you start with the application and design the system around it. According to Shalf, that kind of tight coupling between hardware and software is what enables exceptional power efficiency.

“That doesn’t mean it’s special-purpose and only works for one application target,” he explained. “It means that you throw away everything that you don’t need for a range of problems.”

That translates into much less complex microprocessors than is typical of today’s standard x86 or Power chips, or even the new Intel Atom. By simplifying the logic, you can design much smaller chips, with many more cores, shorter instruction pipelines, and less power leakage. For example, GPUs don’t have TLBs since they’re not swapping applications in and out of memory. “Most of what you have on these modern CPUs, you don’t need for science,” said Shalf.

At Berkeley, Shalf and others are currently working on “Green Flash,” a research project to define a new class of supercomputers for modeling climate conditions and understanding climate change. They chose the application because it encompasses a wide range of algorithms that are applicable to many different science codes. The work is being done in collaboration with Tensilica, a company that tailors highly energy-efficient embedded processors for platforms like MP3 players and network routers. One implementation, the XTensa microprocessor, draws just 0.09 watts at 600MHz and achieves 100 times better floating point performance than the Intel Core2 architecture.

Using Tensilica’s design tools, a new chip can be developed in 18 months at a cost of $5 to $10 million. When you consider that a leadership class supercomputer is typically priced in the $100 million range and is the end result of a multi-year development cycle, a simple microprocessor design could easily fit into the scope of the project. Shalf believes this may be the commodity model that HPC will need to adopt if it hopes to achieve exascale computing.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Hyperion: AI-driven HPC Industry Continues to Push Growth Projections

November 21, 2019

Three major forces – AI, cloud and exascale – are combining to raise the HPC industry to heights exceeding expectations. According to market study results released this week by Hyperion Research at SC19 in Denver, Read more…

By Doug Black

At SC19: Bespoke Supercomputing for Climate and Weather

November 20, 2019

Weather and climate applications are some of the most important uses of HPC – a good model can save lives, as well as billions of dollars. But many weather and climate models struggle to run efficiently in their HPC en Read more…

By Oliver Peckham

Microsoft, Nvidia Launch Cloud HPC Service

November 20, 2019

Nvidia and Microsoft have joined forces to offer a cloud HPC capability based on the GPU vendor’s V100 Tensor Core chips linked via an InfiniBand network scaling up to 800 graphics processors. The partners announced Read more…

By George Leopold

Hazra Retiring from Intel Data Center Group, Successor Not Known

November 20, 2019

Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Government Group, is retiring after more than 24 years at the company. At this writing, his successor is unknown. An earlier story on... Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU-accelerated computing. In recent years, AI has joined the s Read more…

By John Russell

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

SC19 Student Cluster Competition: Know Your Teams

November 19, 2019

I’m typing this live from Denver, the location of the 2019 Student Cluster Competition… and, oh yeah, the annual SC conference too. The attendance this year should be north of 13,000 people, with the majority attende Read more…

By Dan Olds

Hyperion: AI-driven HPC Industry Continues to Push Growth Projections

November 21, 2019

Three major forces – AI, cloud and exascale – are combining to raise the HPC industry to heights exceeding expectations. According to market study results r Read more…

By Doug Black

At SC19: Bespoke Supercomputing for Climate and Weather

November 20, 2019

Weather and climate applications are some of the most important uses of HPC – a good model can save lives, as well as billions of dollars. But many weather an Read more…

By Oliver Peckham

Hazra Retiring from Intel Data Center Group, Successor Not Known

November 20, 2019

Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Government Group, is retiring after more than 24 years at the company. At this writing, his successor is unknown. An earlier story on... Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU Read more…

By John Russell

Top500: US Maintains Performance Lead; Arm Tops Green500

November 18, 2019

The 54th Top500, revealed today at SC19, is a familiar list: the U.S. Summit (ORNL) and Sierra (LLNL) machines, offering 148.6 and 94.6 petaflops respectively, Read more…

By Tiffany Trader

ScaleMatrix and Nvidia Launch ‘Deploy Anywhere’ DGX HPC and AI in a Controlled Enclosure

November 18, 2019

HPC and AI in a phone booth: ScaleMatrix and Nvidia announced today at the SC19 conference in Denver a joint offering that puts up to 13 petaflops of Nvidia DGX Read more…

By Doug Black

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This