Intel Boosts Open Source Thread Library

By John E. West

July 24, 2008

On Tuesday at the O’Reilly Open Source Convention (OSCON), Intel announced that the latest version of its Threading Building Blocks (TBB) library, version 2.1, will be available for download this week. TBB is Intel’s contribution to the growing collection of tools designed to help the millions of programmers worldwide exploit parallelism in their applications.

Intel doesn’t make its money making chips — it makes its money making chips that do things people want done. Ultimately this means creating hardware that programmers can use to make their software applications tumble, twirl, and pirouette across the computer desktops of users from Monterey to Minsk. This means that when Intel makes a big architectural change, like the one we are currently experiencing with the introduction of multicore processors, it is in the company’s best interest to help developers manage the change effectively.

A traditional threaded approach to programming that uses, for example, POSIX or Windows threads requires the programmer to manually create and manage the threads used by an application. Managing threads explicitly can be a laborious and error-prone process that challenges even experienced programmers. For those new to parallelism that is, the majority of programmers who now face the challenge of utilizing multiple cores in their applications – this challenge can present a substantial hurdle.

That’s where Threading Building Blocks, or TBB, comes in. TBB is a C++ template library designed to help programmers express the parallelism hiding in their applications in a way that separates expression from implementation, and without having to worry about thread management details. TBB allows the programmer to focus on managing tasks in the application. The library’s run time engine then handles the scheduling of tasks to threads so that the programmer doesn’t have to, using a work stealing approach that ensures the computational demand on each core stays balanced even in the face of dynamic system load.

Where does it fit in the box of tools available to C++ programmers? TBB is discussed most frequently in the context of POSIX or other native threads implementation and OpenMP.

Compared to parallelism using native threads, TBB offers the advantages already discussed in avoiding the need for the programmer to explicitly manage the threads. For the most part, native threads require that work be assigned to threads through functions and, for users programming in C++ (but not C or Fortran), using native threads may pose challenges that disrupt the flow of the program. TBB is also well-suited to applications with a lot of parallel work that needs to be done that isn’t expressed in a loop structure, and it emphasizes scalability through data parallel programming.

Unlike OpenMP, neither native threads nor TBB requires compiler support. The use of C++ templates means that TBB is available anywhere there is a C++ compiler, and it fits in nicely with object-oriented programming. For applications written in C or Fortran, OpenMP may still be a great solution because it fits well into a structured programming style. (See the examples in this paper for an illustration of how disruptive TBB can be if it doesn’t fit the programming style.) This is especially true if the application is dominated by loop-based processing, where OpenMP really shines. Both OpenMP and TBB are portable, and both adapt easily to spread work to be done over available resources. Native threads share neither of these advantages.

Interestingly all three methods can co-exist in an application, as can MPI, making it straightforward to adopt the model that’s best suited to the work in a particular area of the code — provided you have the necessary programming skills.

There are two versions of TBB: a commercial version, available in shrink wrap from Intel, and the open source version, announced at OSCON last year. I spoke with Intel’s Phil De La Zerda and Vasanth Tovinkere about what’s new in this latest version of the library, and both men emphasized the degree to which the new release benefits from the input of a large and active community on the open source side. Phil is Intel’s director of business development, developer products division and Vasanth is a senior staff engineer in Intel’s performance, analysis and threading lab.

Intel created TBB to provide a robust path to parallel programming for those without a lot of experience in traditional high-end HPC. And Intel has been pleased with its success so far. According to De La Zerda, TBB is included in about 60 percent of Linux distributions that have been paid for, and 80 percent of free distributions. These distributions cover OpenSolaris, Fedora, OpenSuse, Ubuntu, and many others. While De La Zerda declined to be specific on Intel’s download goals, he did mention that in the year since TBB was open sourced, downloads were “in the many thousands,” and the actual numbers more than doubled their original expectations.

With the newly announced version 2.1, TBB is more available than ever before, adding support for Solaris on Intel processors, Apple’s Mac OS X on PowerPC (support for OS X on Intel was already there), and the Xbox 360 from Microsoft. The port to the Xbox was especially important for Ukranian console and PC game developer Deep Shadows, which announced on the 16th of this month that their in-house game engine and games would fully support the use of multicore processors, including the triple-core processor of the popular game console.

Driven by its active user community, Intel has included a number of significant changes in TBB version 2.1. The company talks about them in three logical groupings: “do more,” “do it faster,” and “do it easier.” Not exactly “veni, vidi, vici” memorable, but good enough to organize the rest of this article.

Under the “do more” heading, version 2.1 supports blocking tasks through tbb_thread and the task scheduler. This is important for GUI and I/O events, and allows this type of processing to be handled without interfering with computational work on other cores. TBB also is able to “do it faster” with an affinity partitioner that gets better cache use from chained parallel operations.

Programmers can “do it easier” with new TBB capabilities, such as task cancellation. This is actually a nifty feature that allows one to abort outstanding tasks if they are made unnecessary by other work. An example is a binary search implementation that cancels outstanding tasks once the target node in the tree is found.

Where is TBB going over the next 12 to 18 months? De La Zerda underscores Intel’s continued emphasis on listening to users and engaging the open source community and OS vendors. He says the company is committed to keep on adapting TBB to improve relevance and adoption. Are we likely to see a continued emphasis on OSCON as a key announcement opportunity for TBB? De La Zerda wouldn’t commit, but he did say that he “wouldn’t be surprised” to find himself talking once again about major improvements in the library this time next year.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Hyperion: AI-driven HPC Industry Continues to Push Growth Projections

November 21, 2019

Three major forces – AI, cloud and exascale – are combining to raise the HPC industry to heights exceeding expectations. According to market study results released this week by Hyperion Research at SC19 in Denver, Read more…

By Doug Black

At SC19: Bespoke Supercomputing for Climate and Weather

November 20, 2019

Weather and climate applications are some of the most important uses of HPC – a good model can save lives, as well as billions of dollars. But many weather and climate models struggle to run efficiently in their HPC en Read more…

By Oliver Peckham

Microsoft, Nvidia Launch Cloud HPC Service

November 20, 2019

Nvidia and Microsoft have joined forces to offer a cloud HPC capability based on the GPU vendor’s V100 Tensor Core chips linked via an InfiniBand network scaling up to 800 graphics processors. The partners announced Read more…

By George Leopold

Hazra Retiring from Intel Data Center Group, Successor Not Known

November 20, 2019

Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Government Group, is retiring after more than 24 years at the company. At this writing, his successor is unknown. An earlier story on... Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU-accelerated computing. In recent years, AI has joined the s Read more…

By John Russell

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

SC19 Student Cluster Competition: Know Your Teams

November 19, 2019

I’m typing this live from Denver, the location of the 2019 Student Cluster Competition… and, oh yeah, the annual SC conference too. The attendance this year should be north of 13,000 people, with the majority attende Read more…

By Dan Olds

Hyperion: AI-driven HPC Industry Continues to Push Growth Projections

November 21, 2019

Three major forces – AI, cloud and exascale – are combining to raise the HPC industry to heights exceeding expectations. According to market study results r Read more…

By Doug Black

At SC19: Bespoke Supercomputing for Climate and Weather

November 20, 2019

Weather and climate applications are some of the most important uses of HPC – a good model can save lives, as well as billions of dollars. But many weather an Read more…

By Oliver Peckham

Hazra Retiring from Intel Data Center Group, Successor Not Known

November 20, 2019

Rajeeb Hazra, corporate VP of Intel’s Data Center Group and GM for the Enterprise and Government Group, is retiring after more than 24 years at the company. At this writing, his successor is unknown. An earlier story on... Read more…

By Doug Black

Jensen Huang’s SC19 – Fast Cars, a Strong Arm, and Aiming for the Cloud(s)

November 20, 2019

We’ve come to expect Nvidia CEO Jensen Huang’s annual SC keynote to contain stunning graphics and lively bravado (with plenty of examples) in support of GPU Read more…

By John Russell

Top500: US Maintains Performance Lead; Arm Tops Green500

November 18, 2019

The 54th Top500, revealed today at SC19, is a familiar list: the U.S. Summit (ORNL) and Sierra (LLNL) machines, offering 148.6 and 94.6 petaflops respectively, Read more…

By Tiffany Trader

ScaleMatrix and Nvidia Launch ‘Deploy Anywhere’ DGX HPC and AI in a Controlled Enclosure

November 18, 2019

HPC and AI in a phone booth: ScaleMatrix and Nvidia announced today at the SC19 conference in Denver a joint offering that puts up to 13 petaflops of Nvidia DGX Read more…

By Doug Black

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This