Intel Boosts Open Source Thread Library

By John E. West

July 24, 2008

On Tuesday at the O’Reilly Open Source Convention (OSCON), Intel announced that the latest version of its Threading Building Blocks (TBB) library, version 2.1, will be available for download this week. TBB is Intel’s contribution to the growing collection of tools designed to help the millions of programmers worldwide exploit parallelism in their applications.

Intel doesn’t make its money making chips — it makes its money making chips that do things people want done. Ultimately this means creating hardware that programmers can use to make their software applications tumble, twirl, and pirouette across the computer desktops of users from Monterey to Minsk. This means that when Intel makes a big architectural change, like the one we are currently experiencing with the introduction of multicore processors, it is in the company’s best interest to help developers manage the change effectively.

A traditional threaded approach to programming that uses, for example, POSIX or Windows threads requires the programmer to manually create and manage the threads used by an application. Managing threads explicitly can be a laborious and error-prone process that challenges even experienced programmers. For those new to parallelism that is, the majority of programmers who now face the challenge of utilizing multiple cores in their applications – this challenge can present a substantial hurdle.

That’s where Threading Building Blocks, or TBB, comes in. TBB is a C++ template library designed to help programmers express the parallelism hiding in their applications in a way that separates expression from implementation, and without having to worry about thread management details. TBB allows the programmer to focus on managing tasks in the application. The library’s run time engine then handles the scheduling of tasks to threads so that the programmer doesn’t have to, using a work stealing approach that ensures the computational demand on each core stays balanced even in the face of dynamic system load.

Where does it fit in the box of tools available to C++ programmers? TBB is discussed most frequently in the context of POSIX or other native threads implementation and OpenMP.

Compared to parallelism using native threads, TBB offers the advantages already discussed in avoiding the need for the programmer to explicitly manage the threads. For the most part, native threads require that work be assigned to threads through functions and, for users programming in C++ (but not C or Fortran), using native threads may pose challenges that disrupt the flow of the program. TBB is also well-suited to applications with a lot of parallel work that needs to be done that isn’t expressed in a loop structure, and it emphasizes scalability through data parallel programming.

Unlike OpenMP, neither native threads nor TBB requires compiler support. The use of C++ templates means that TBB is available anywhere there is a C++ compiler, and it fits in nicely with object-oriented programming. For applications written in C or Fortran, OpenMP may still be a great solution because it fits well into a structured programming style. (See the examples in this paper for an illustration of how disruptive TBB can be if it doesn’t fit the programming style.) This is especially true if the application is dominated by loop-based processing, where OpenMP really shines. Both OpenMP and TBB are portable, and both adapt easily to spread work to be done over available resources. Native threads share neither of these advantages.

Interestingly all three methods can co-exist in an application, as can MPI, making it straightforward to adopt the model that’s best suited to the work in a particular area of the code — provided you have the necessary programming skills.

There are two versions of TBB: a commercial version, available in shrink wrap from Intel, and the open source version, announced at OSCON last year. I spoke with Intel’s Phil De La Zerda and Vasanth Tovinkere about what’s new in this latest version of the library, and both men emphasized the degree to which the new release benefits from the input of a large and active community on the open source side. Phil is Intel’s director of business development, developer products division and Vasanth is a senior staff engineer in Intel’s performance, analysis and threading lab.

Intel created TBB to provide a robust path to parallel programming for those without a lot of experience in traditional high-end HPC. And Intel has been pleased with its success so far. According to De La Zerda, TBB is included in about 60 percent of Linux distributions that have been paid for, and 80 percent of free distributions. These distributions cover OpenSolaris, Fedora, OpenSuse, Ubuntu, and many others. While De La Zerda declined to be specific on Intel’s download goals, he did mention that in the year since TBB was open sourced, downloads were “in the many thousands,” and the actual numbers more than doubled their original expectations.

With the newly announced version 2.1, TBB is more available than ever before, adding support for Solaris on Intel processors, Apple’s Mac OS X on PowerPC (support for OS X on Intel was already there), and the Xbox 360 from Microsoft. The port to the Xbox was especially important for Ukranian console and PC game developer Deep Shadows, which announced on the 16th of this month that their in-house game engine and games would fully support the use of multicore processors, including the triple-core processor of the popular game console.

Driven by its active user community, Intel has included a number of significant changes in TBB version 2.1. The company talks about them in three logical groupings: “do more,” “do it faster,” and “do it easier.” Not exactly “veni, vidi, vici” memorable, but good enough to organize the rest of this article.

Under the “do more” heading, version 2.1 supports blocking tasks through tbb_thread and the task scheduler. This is important for GUI and I/O events, and allows this type of processing to be handled without interfering with computational work on other cores. TBB also is able to “do it faster” with an affinity partitioner that gets better cache use from chained parallel operations.

Programmers can “do it easier” with new TBB capabilities, such as task cancellation. This is actually a nifty feature that allows one to abort outstanding tasks if they are made unnecessary by other work. An example is a binary search implementation that cancels outstanding tasks once the target node in the tree is found.

Where is TBB going over the next 12 to 18 months? De La Zerda underscores Intel’s continued emphasis on listening to users and engaging the open source community and OS vendors. He says the company is committed to keep on adapting TBB to improve relevance and adoption. Are we likely to see a continued emphasis on OSCON as a key announcement opportunity for TBB? De La Zerda wouldn’t commit, but he did say that he “wouldn’t be surprised” to find himself talking once again about major improvements in the library this time next year.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

Nvidia Appoints Andy Grant as EMEA Director of Supercomputing, Higher Education, and AI

March 22, 2024

Nvidia recently appointed Andy Grant as Director, Supercomputing, Higher Education, and AI for Europe, the Middle East, and Africa (EMEA). With over 25 years of high-performance computing (HPC) experience, Grant brings a Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the fi Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire