The Game Is Afoot

By Michael Feldman

August 7, 2008

After a week of media buzz about Intel’s upcoming manycore Larrabee processor, I thought I’d try to get a sense of how the competition — namely AMD and NVIDIA — is reacting to the news. If Intel is able to deliver the goods with Larrabee, both its rivals have a lot to lose.

With Intel in the mix, all three chip vendors are now looking to expand their share of the visual computing and supercomputing pie. Intel, though, is definitely taking a different path. Larrabee’s integration of a stripped-down x86 with a 512-bit SIMD unit gives it a very HPC flavor compared to the standard GPUs offered by its rivals. One way to look at it is that AMD and NVIDIA (and IBM, for that matter) took a game processor and transformed it into an HPC platform, while with Larrabee, Intel is attempting to perform the trick in reverse. As I pointed out in this week’s feature article, from Intel’s point of view, this is a necessary strategy since the company needs to build volume and ecosystem support in the consumer graphics space before venturing further afield.

What Intel is presumably hoping for is that in the next decade Larrabee will be the platform of choice for a new set of terascale applications, which incorporate both visual computing and HPC. The company’s concept of this is something called RMS (Recognition, Mining, and Synthesis), which describes a set of applications that manipulate complex models and events. Until this particular Nirvana arrives, Intel has to beat the GPU vendors at their own game, so to speak. From just a performance point of view, that means Larrabee will have to achieve multiple (single precision) teraflops to match up well with GPUs it will be going up against in the next couple of years.

But Raja Koduri, chief technology officer for AMD’s graphics processing group, doubts Larrabee will be competitive compared to discrete GPUs. “From a performance per watt and performance per dollar perspective, GPUs should still have a big advantage on existing workloads,” he told me. Based on what he could extrapolate from the technical paper that Intel will be presenting at SIGGRAPH later this month, he thought a 16- or 32-core Larrabee chip would be equivalent to the performance AMD offered in their previous generation of low-end GPUs. And according to Koduri, by the end of 2009 or 2010, low-end graphics processors will be three times faster.

Even for general-purpose HPC workloads and user codes such as FFT or matrix multiplication, Koduri thinks GPUs will still have a performance advantage because their compute density will be much higher. He allows that a Larrabee architecture might be useful for software that requires both fine-grained control, which is suitable for multicore CPUs, and highly data-parallel operations, which are applicable to GPUs. But he’s not sure which applications would fit in that sweet spot.

NVIDIA’s take on Larrabee appears to be very similar. Andy Keane, NVIDIA’s general manager of its GPU computing group, says it’s going to be very difficult to build a platform from a set of general-purpose cores that competes against GPU performance or features. From his point of view, the separation of CPU and GPU is still valid since there is no unifying software model that brings those two architectures together.

Keane thinks Larrabee’s dependence on software will limit its utility as a GPU and make it even more problematic to program than a multicore processor. “The multicore scaling problem still exists,” he says, noting that adding more cores just exacerbates the problem. In fact, scaling codes for Larrabee is potentially a lot more challenging than it will be for the current crop of quad-core chips because 16 or 32 cores will be much more difficult to manage.

At this point, I’ll interject that I was a little surprised Intel didn’t at least give a mention to Ct in its first public unveiling of the new architecture. Ct is the company’s parallel programming language being developed for throughput computing. Since Larrabee is a throughput architecture, why not at least give a shout out to the matching language/compiler technology? Even if Ct never makes it out of the lab, I’m sure Intel will end up supporting Larrabee in its vanilla C/C++ compiler and libraries. I can only guess that Intel wants to initially push the Larrabee-as-GPU message, so limited the software talking points to DirectX and OpenGL support.

The other missing piece of the puzzle is the nature of Larrabee’s vector instruction set. Intel kind of glossed over the fact that it was inventing a bunch of new non-x86 instructions, which the user, the compiler, or some other layer of software will have to deal with. It’s been suggested that Larrabee’s vector instructions will be based on Intel’s upcoming AVX vector extensions to SSE, but since the Larrabee unit is 512 bits wide and AVX is currently spec’ed at 256 bits, I’m not sure how this gets resolved. It would probably make the most sense if Larrabee just supported a double-wide version of AVX. Despite Intel’s emphasis on the x86-ness of Larrabee, Keane thinks that the nonstandard vector unit will lock developers into a proprietary architecture.

Intel will have to work hard to get programmers to adopt Larrabee for general-purpose computing since most won’t want to have to deal with assembly code or inline intrinsics. Software companies like RapidMind could help here, since supporting high-level code development for these types of parallel computing platforms is the company’s forte. RapidMind currently supports the Cell processor, GPUs (NVIDIA and AMD), and multicore x86 platforms with its development platform.

Michael McCool, founder and chief scientist at RapidMind, says Larrabee represents a very different design than the existing x86 architecture, GPUs or the Cell processor. “From a software development point of view, it really has to be treated as a new kind of processor,” he explains, adding that software will be the key to extracting performance. “It is important to realize, it’s not necessarily going to be an easy transition from ordinary x86 code to high-performance Larrabee code.”

According to RapidMind CEO Ray DePaul, the company does intend to offer Larrabee support in its product. “This is an important development for Intel and we expect that it will get traction,” he says. “It is a very good target for our platform and we’ll be able to do very interesting things for applications by mapping applications to Larrabee using RapidMind.”

Intel still has 12 to 18 months to refine the architecture and set the software stage before Larrabee’s debut. In the interim, McCool expects the other major players — AMD, NVIDIA, IBM — won’t be sitting still. He believes we’ll see some pretty remarkable evolution of the Cell processor and discrete GPUs over this time period, adding, “I think it will be a very interesting next couple of years.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first planned U.S. exascale computer. Intel also provided a glimpse of Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutting for the Expo Hall opening is Monday at 6:45pm, with the Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This