Intel Develops Toolset for Parallel Programming

By John E. West

August 21, 2008

On Wednesday, Intel introduced Parallel Studio, a suite of four tools to help application developers write parallel programs on multicore and manycore platforms. The suite is aimed at the millions of C and C++ programmers struggling to incorporate parallelism into their applications, and it does so not just by providing tools, but also by baking the expertise needed to use them effectively right into the toolset.

Intel is highly motivated to help programmers get the most out of its processors. The multicore change that Intel is educating programmers through at the moment is, as we’ve known in HPC for at least two decades, a fundamental change in the way developers think about programming. Engineering (and re-engineering) software for good performance on more than one processor is difficult work. Estimates of the number of software developers in the world vary widely, but most of them are between 1 million and 12 million. Even if the real number is toward the low end of that range, that’s still a whole lot of parallel programming education.

In response to this challenge, Intel has invested in a wide range of ventures over the past year. It has funded two Universal Parallel Computing Research Centers (UPCRC) at Berkeley and UIUC to, as Marc Snir put it, “make ‘parallel programming’ synonymous with ‘programming.’ ” They are also providing a raft of advanced training material to professors at universities all over the world to help them integrate the concepts of parallelism into fundamental computer science curricula, and Intel estimates that 40,000 undergraduate students will see that material this year. Recently, Intel announced that it had teamed up with HP and Yahoo! to create a cloud computing research test bed ”designed to encourage research on the software, datacenter management and hardware issues associated with cloud computing at a larger scale than ever before.”

The company also has had long-standing investments in compilers and programming tools for its chips, with products such as Cluster OpenMP, VTune Performance Analyzer, Trace Collector, MPI library, Math Kernel Library, and Fortran compilers. Recently, they’ve been adding parallel support to this portfolio, with tools like Threaded Building Blocks and a new language developed specifically to support multicore computing.

This week the company has taken what promises to be a dramatic leap forward. Intel Parallel Studio goes beyond just integrating Intel’s compilers and debuggers into Microsoft’s Visual Studio Integrated Development Environment (IDE). Parallel Studio’s four components are aimed at helping developers throughout the entire lifecycle of an application: from planning where to put paralellism to ensuring that an application is behaving as expected. Open beta tests will start later this year, with product likely to ship sometime in the second half of 2009.

When completed, Parallel Studio will consist of four tools: Parallel Advisor, Parallel Composer, Parallel Inspector, and Parallel Amplifier. The components are aimed at the major stages of the development lifecycle for an application: planning, coding, debugging and tuning. Advisor is an interesting piece of technology, and with it Intel has decided to directly address the expertise gap faced by the majority of programmers already in the workforce with little or no parallel programming experience.

Intel’s James Reinders, director of Intel Software Development Products, was careful to emphasize that Advisor is not an auto-parallelization tool or magic bullet. He explained Advisor’s role to me in terms of the workflow that programmers often employ when adding parallelism to an existing code. Users often profile their application first to look for hotspots, and then do experiments in the most promising of those hotspots to determine if parallelism might pay off in that section of code. Unfortunately these experiments often either don’t work out, or turn out to be development projects in their own right as developers run up against unforeseen problems, like globally shared structures that have to be modified to permit safe parallel access.

Advisor takes advantage of static and dynamic code analysis capabilities Intel has developed for its compilers and other projects to give the developer a heads up on these problems, and offers advice on ways to resolve them. In this way Advisor can help the developer determine high payoff areas to inject parallelism, and provide recommendations on a sound implementation. As Reinders points out, this is a totally new class of tool, and Intel wants to make sure they get it right. Although it stands at the beginning of the parallel application development lifecycle, its beta will be released last — sometime in the first half of 2009 — to permit Intel time to mature the offering.

Parallel Composer is where code gets written in Parallel Studio, and it builds directly upon Intel’s existing code development tools. “Composer is the most mature part of Parallel Studio, which is vital,” says Reinders. “At some level if we goof with some of the other tools we’ve just provided bad advice. But Composer is where users are creating real code, and there is no room for error there.” Composer will include support for Microsoft’s Concurrency Runtime when Microsoft releases the final version, expected next year. The Concurrency Runtime (CR) is meant to decrease the difficulties programmers encounter in properly adding threads and support for asynchronous events to applications. In addition to adding a simple object model to allow programmers to easily express complex thread coordination patterns, the CR maintains its own thread pool, eliminating the performance overhead normally associated with marshaling threads dynamically.

Parallel Inspector is the focal point for debug activities in Parallel Studio. It is based on Intel Thread Checker, and Reinders describes it as a “proactive bug finder.” Inspector’s unique benefit is that it will try to find problems that haven’t yet manifested as bugs. For example, Inspector will search the application for data races, deadlocks, and other usage errors that often don’t appear for long periods after release, or only show up in unpredictable ways.

The final component, Parallel Amplifier, builds upon a technology proof of concept that Intel posted at WhatIf.Intel.com some time ago. Intel’s VTune is powerful but hard to use, and Reinders says that after posting the prototype Performance Tuning Utility, it quickly became the most popular download at the site, even for developers within Intel. Amplifier builds on this tool, so that users will again have the advantage of using technology that has already been field tested in the real world. It is designed for non-experts, and incorporates visualization to help users understand what’s going on.

Perhaps the best part is that users of Parallel Studio don’t have to subscribe to an all-or-nothing proposition. The tools work independently, and each works with the other compilers and tools from Microsoft, Intel, and others, so developers are free to move at their own pace, adopting specific Studio tools as needs dictate.

There is a lot of promise in these tools, and my first thoughts were about getting the technology out farther than “just” the Windows community. Parts of the suite, particularly from the Composer tool, will migrate into Intel’s other tools, which are supported on other platforms (Linux and OS X). But Reinders pointed out that the other three tools are really IDE-centric, and that they need an environment in which to structure the advice they provide to developers. According to him, Intel has invested significant effort in tightly integrating Parallel Studio into Visual Studio because they didn’t want developers to sense that they were doing something different from “regular” programming as they worked on parallel code. Reinders is optimistic that the technology may make its way into IDEs on other platforms, like Eclipse and XCode, but says that Intel doesn’t have any plans to do so at this time.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first planned U.S. exascale computer. Intel also provided a glimpse of Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutting for the Expo Hall opening is Monday at 6:45pm, with the Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

Intel Debuts New GPU – Ponte Vecchio – and Outlines Aspirations for oneAPI

November 17, 2019

Intel today revealed a few more details about its forthcoming Xe line of GPUs – the top SKU is named Ponte Vecchio and will be used in Aurora, the first plann Read more…

By John Russell

SC19: Welcome to Denver

November 17, 2019

A significant swath of the HPC community has come to Denver for SC19, which began today (Sunday) with a rich technical program. As is customary, the ribbon cutt Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This