The Week in Review

By John E. West

September 4, 2008

Here’s a collection of highlights, selected totally subjectively, from this week’s HPC news stream as reported at insideHPC.com and HPCwire.

>>10 words and a link

Promise for the viability of Java in HPC;
http://insidehpc.com/2008/09/04/current-state-of-java-for-hpc/

Eadline on what nature can teach us regarding big clusters;
http://insidehpc.com/2008/09/01/what-can-nature-teach-us-about-really-big-clusters/

SGI announces Q4 results, posts continuing losses as backlog grows;
http://insidehpc.com/2008/09/01/sgi-announces-q4-results-posts-loss/

Six part series on managing multicore projects;
http://www.multicoreinfo.com/2008/08/managing-multi-core-projects-a-six-part-series/

Blue Waters gets green light: 200k cores, 1PB globally addressable memory;
http://insidehpc.com/2008/09/01/208m-blue-waters-reaches-go-stage/

NSF puts $6M in multicore research program;
http://insidehpc.com/2008/09/03/nsf-sponsors-multi-core-research/

Dr. Dobb’s interview with SDSC’s infrastructure director;
http://insidehpc.com/2008/09/01/qa-with-sdscs-infrastructure-director/

MSC in the house of Lamborghini;
http://insidehpc.com/2008/09/02/lamborghini-selects-msc-sim-software/

Colfax Introduces Quiet Compute Cluster;
http://insidehpc.com/2008/09/02/colfax-introduces-quiet-compute-cluster/

SGI providing support for Verari in EMEA;
http://insidehpc.com/2008/09/03/sgi-and-verari-ink-service-provider-agreement/

UT Knoxville Wins $16M Math and Biology Center;
http://insidehpc.com/2008/09/03/ut-knoxville-wins-16m-math-and-biology-center/

Kotura supports Sun’s DARPA-funded nanophotonics research;
http://insidehpc.com/2008/09/04/kotura-helping-sun-with-nanophotonics-work/

>>PRACE picks prototypes for petaflops proof

I wrote an article back in June for HPCwire that described some of the high level things going on in publicly funded HPC in Europe. In that article I talk about PRACE:

The goal of PRACE is to establish three to five European ‘tier 0’ centers, each with petascale resources, that will serve broader EU science and industrial research goals. PRACE is still very much a planning exercise, currently funded at 40M euros of what is expected to grow to an estimated 200M euro budget for operations alone.

While things are getting organized with PRACE, technical progress is being made. This week the organization announced that it has chosen six systems to evaluate as prototypes for petaflops systems to be installed in 2009 and 2010. Systems will be installed or evaluated as follows:

– BSC (Barcelona Supercomputing Center, Spain): hybrid prototype combining IBM Cell and Power6 processors.
 
– CEA (French Atomic Energy Commission, France) and FZJ (Forschungszentrum Jülich, Germany) jointly use Intel Nehalem/Xeon processors in their systems. Two shared-memory multiprocessors (thin node clusters) will be distributed over the two sites; a prototype produced by BULL at CEA and a larger system of the same architecture at FZJ.

– FZJ is also adding its already installed IBM BlueGene/P system for evaluation.

– CSC (The Finnish IT Center for Science, Finland) and CSCS (Swiss National Supercomputing Centre, Switzerland): Cray XT5.

– HLRS (High Performance Computing Center Stuttgart, Germany): an NEC SX-9 and an x86-based cluster

– NCF (Netherlands Computing Facilities Foundation, The Netherlands): IBM Power6 architecture, a shared-memory multiprocessor
(fat node cluster).

These are mostly machines with a high degree of special purpose technology. Noticeably absent: SGI, HP and, to a lesser degree, Sun. I’m glad to see the NEC in there; we don’t see too many of those in the US.

The prototypes are going to be used to evaluate performance and scalability and “total cost of ownership” (energy costs).

They will make also possible the evaluation of software for managing the distributed infrastructure, the preparation of benchmarks for future Petascale systems allowing better understanding of user requirements, the scaling and optimisation of libraries and codes and the definition of technical requirements and procurement procedures for the PRACE Petaflop/s production systems for 2009/2010.

>>Talent bifurcation in CS?

Intel’s Michael Wrinn comments on points of view expressed by panelists at the Academic Community Multi-core Programming Roundable:

Which brings us to the recurrent theme: performance. The audience, mainly from industry, certainly picked it up; several identified themselves as hiring managers, and lamented the general ignorance of performance and architecture details. At least one of them said he prefers to interview only EE graduates — for software jobs — since CS students typically do not bring what his company needs (the industries represented here were quite varied: search engine, medical instruments, cluster consulting etc).

At the conclusion of the article, he wonders if we’re entering a talent bifurcation:

I wonder if the academic computing universe is splitting into two camps: those where students deal directly with architecture, low-level languages, concurrency, and performance, and those where students stay at a higher level of abstraction (typically expressed with Java or Python)?

>>WRF CUDA Benchmarks

John Michalakes of the National Center for Atmospheric Research, has just announced the release of the latest benchmark Web sites for the Weather Research Forecast [WRF] code. In his post, he also made note of his latest page containing benchmark data from GPU-accelerated numerical weather prediction. The benchmark data comes from results compiled from a recent work published through the workshop on Large Scale Parallel Processing [LSPP] within the IEEE International Parallel and Distributed Processing Symposium [IPDPS] in April 2008.

The code, just recently updated by John and co., implements the WSM5 microphysics module in CUDA. On a GTX280 GPU, the module clocks in just over 64 Gflops. This compared to a measly 1.6 Gflops on a 2.4Ghz Opteron. Wowzers!

The team at NCAR is currently working on a CUDA port for a module that “computes 5th order positive definite tracer advection using finite difference approximation.” They’re also working on porting some of the radiation physics to the GPU.

For more on the GPU benchmarks, check out the WRF GPU benchmark page here.

For info on more traditional WRF benchmarks, check out the updated benchmark page here.

—–

John West is part of the team that summarizes the headlines in HPC news every day at insideHPC.com. You can contact him at john@insidehpc.com.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Researchers Scale COSMO Climate Code to 4888 GPUs on Piz Daint

October 17, 2017

Effective global climate simulation, sorely needed to anticipate and cope with global warming, has long been computationally challenging. Two of the major obstacles are the needed resolution and prolonged time to compute Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Cluster Competition coverage has come to its natural home: H Read more…

By Dan Olds

UCSD Web-based Tool Tracking CA Wildfires Generates 1.5M Views

October 16, 2017

Tracking the wildfires raging in northern CA is an unpleasant but necessary part of guiding efforts to fight the fires and safely evacuate affected residents. One such tool – Firemap – is a web-based tool developed b Read more…

By John Russell

HPE Extreme Performance Solutions

Transforming Genomic Analytics with HPC-Accelerated Insights

Advancements in the field of genomics are revolutionizing our understanding of human biology, rapidly accelerating the discovery and treatment of genetic diseases, and dramatically improving human health. Read more…

Exascale Imperative: New Movie from HPE Makes a Compelling Case

October 13, 2017

Why is pursuing exascale computing so important? In a new video – Hewlett Packard Enterprise: Eighteen Zeros – four HPE executives, a prominent national lab HPC researcher, and HPCwire managing editor Tiffany Trader Read more…

By John Russell

Student Cluster Competition Coverage New Home

October 16, 2017

Hello computer sports fans! This is the first of many (many!) articles covering the world-wide phenomenon of Student Cluster Competitions. Finally, the Student Read more…

By Dan Olds

Intel Delivers 17-Qubit Quantum Chip to European Research Partner

October 10, 2017

On Tuesday, Intel delivered a 17-qubit superconducting test chip to research partner QuTech, the quantum research institute of Delft University of Technology (TU Delft) in the Netherlands. The announcement marks a major milestone in the 10-year, $50-million collaborative relationship with TU Delft and TNO, the Dutch Organization for Applied Research, to accelerate advancements in quantum computing. Read more…

By Tiffany Trader

Fujitsu Tapped to Build 37-Petaflops ABCI System for AIST

October 10, 2017

Fujitsu announced today it will build the long-planned AI Bridging Cloud Infrastructure (ABCI) which is set to become the fastest supercomputer system in Japan Read more…

By John Russell

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Intel Debuts Programmable Acceleration Card

October 5, 2017

With a view toward supporting complex, data-intensive applications, such as AI inference, video streaming analytics, database acceleration and genomics, Intel i Read more…

By Doug Black

OLCF’s 200 Petaflops Summit Machine Still Slated for 2018 Start-up

October 3, 2017

The Department of Energy’s planned 200 petaflops Summit computer, which is currently being installed at Oak Ridge Leadership Computing Facility, is on track t Read more…

By John Russell

US Exascale Program – Some Additional Clarity

September 28, 2017

The last time we left the Department of Energy’s exascale computing program in July, things were looking very positive. Both the U.S. House and Senate had pas Read more…

By Alex R. Larzelere

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Graphcore Readies Launch of 16nm Colossus-IPU Chip

July 20, 2017

A second $30 million funding round for U.K. AI chip developer Graphcore sets up the company to go to market with its “intelligent processing unit” (IPU) in Read more…

By Tiffany Trader

Leading Solution Providers

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Intel, NERSC and University Partners Launch New Big Data Center

August 17, 2017

A collaboration between the Department of Energy’s National Energy Research Scientific Computing Center (NERSC), Intel and five Intel Parallel Computing Cente Read more…

By Linda Barney

  • arrow
  • Click Here for More Headlines
  • arrow
Share This